include/configs/pm9263.h

   1 /*
   2  * (C) Copyright 2007-2008
   3  * Stelian Pop <stelian@popies.net>
   4  * Lead Tech Design <www.leadtechdesign.com>
   5  * Ilko Iliev <www.ronetix.at>
   6  *
   7  * Configuation settings for the RONETIX PM9263 board.
   8  *
   9  * SPDX-License-Identifier:     GPL-2.0+
  10  */
  11
  12 #ifndef __CONFIG_H
  13 #define __CONFIG_H
  14
  15 /*
  16  * SoC must be defined first, before hardware.h is included.
  17  * In this case SoC is defined in boards.cfg.
  18  */
  19 #include <asm/hardware.h>
  20
  21 /* ARM asynchronous clock */
  22
  23 #define MASTER_PLL_DIV          6
  24 #define MASTER_PLL_MUL          65
  25 #define MAIN_PLL_DIV            2       /* 2 or 4 */
  26 #define CONFIG_SYS_AT91_MAIN_CLOCK      18432000
  27 #define CONFIG_SYS_AT91_SLOW_CLOCK      32768           /* slow clock xtal */
  28
  29 #define CONFIG_SYS_AT91_CPU_NAME        "AT91SAM9263"
  30 #define CONFIG_PM9263           1       /* on a Ronetix PM9263 Board    */
  31 #define CONFIG_ARCH_CPU_INIT
  32 #define CONFIG_SYS_TEXT_BASE    0
  33
  34 #define CONFIG_MACH_TYPE        MACH_TYPE_PM9263
  35
  36 /* clocks */
  37 #define CONFIG_SYS_MOR_VAL                                              \
  38                 (AT91_PMC_MOR_MOSCEN |                                  \
  39                  (255 << 8))            /* Main Oscillator Start-up Time */
  40 #define CONFIG_SYS_PLLAR_VAL                                            \
  41                 (AT91_PMC_PLLAR_29 | /* Bit 29 must be 1 when prog */ \
  42                  AT91_PMC_PLLXR_OUT(3) |                                \
  43                  AT91_PMC_PLLXR_PLLCOUNT(0x3f) |        /* PLL Counter */\
  44                  (2 << 28) |            /* PLL Clock Frequency Range */ \
  45                  ((MASTER_PLL_MUL - 1) << 16) | (MASTER_PLL_DIV))
  46
  47 #if (MAIN_PLL_DIV == 2)
  48 /* PCK/2 = MCK Master Clock from PLLA */
  49 #define CONFIG_SYS_MCKR1_VAL            \
  50                 (AT91_PMC_MCKR_CSS_SLOW |       \
  51                  AT91_PMC_MCKR_PRES_1 | \
  52                  AT91_PMC_MCKR_MDIV_2)
  53 /* PCK/2 = MCK Master Clock from PLLA */
  54 #define CONFIG_SYS_MCKR2_VAL            \
  55                 (AT91_PMC_MCKR_CSS_PLLA |       \
  56                  AT91_PMC_MCKR_PRES_1 | \
  57                  AT91_PMC_MCKR_MDIV_2)
  58 #else
  59 /* PCK/4 = MCK Master Clock from PLLA */
  60 #define CONFIG_SYS_MCKR1_VAL                    \
  61                 (AT91_PMC_MCKR_CSS_SLOW |               \
  62                  AT91_PMC_MCKR_PRES_1 |         \
  63                  AT91_PMC_MCKR_MDIV_4)
  64 /* PCK/4 = MCK Master Clock from PLLA */
  65 #define CONFIG_SYS_MCKR2_VAL                    \
  66                 (AT91_PMC_MCKR_CSS_PLLA |               \
  67                  AT91_PMC_MCKR_PRES_1 |         \
  68                  AT91_PMC_MCKR_MDIV_4)
  69 #endif
  70 /* define PDC[31:16] as DATA[31:16] */
  71 #define CONFIG_SYS_PIOD_PDR_VAL1        0xFFFF0000
  72 /* no pull-up for D[31:16] */
  73 #define CONFIG_SYS_PIOD_PPUDR_VAL       0xFFFF0000
  74 /* EBI0_CSA, CS1 SDRAM, CS3 NAND Flash, 3.3V memories */
  75 #define CONFIG_SYS_MATRIX_EBI0CSA_VAL                                   \
  76         (AT91_MATRIX_CSA_DBPUC | AT91_MATRIX_CSA_VDDIOMSEL_3_3V |       \
  77          AT91_MATRIX_CSA_EBI_CS1A)
  78
  79 /* SDRAM */
  80 /* SDRAMC_MR Mode register */
  81 #define CONFIG_SYS_SDRC_MR_VAL1         0
  82 /* SDRAMC_TR - Refresh Timer register */
  83 #define CONFIG_SYS_SDRC_TR_VAL1         0x3AA
  84 /* SDRAMC_CR - Configuration register*/
  85 #define CONFIG_SYS_SDRC_CR_VAL                                                  \
  86                 (AT91_SDRAMC_NC_9 |                                             \
  87                  AT91_SDRAMC_NR_13 |                                            \
  88                  AT91_SDRAMC_NB_4 |                                             \
  89                  AT91_SDRAMC_CAS_2 |                                            \
  90                  AT91_SDRAMC_DBW_32 |                                           \
  91                  (2 <<  8) |    /* tWR -  Write Recovery Delay */               \
  92                  (7 << 12) |    /* tRC -  Row Cycle Delay */                    \
  93                  (2 << 16) |    /* tRP -  Row Precharge Delay */                \
  94                  (2 << 20) |    /* tRCD - Row to Column Delay */                \
  95                  (5 << 24) |    /* tRAS - Active to Precharge Delay */          \
  96                  (8 << 28))     /* tXSR - Exit Self Refresh to Active Delay */
  97
  98 /* Memory Device Register -> SDRAM */
  99 #define CONFIG_SYS_SDRC_MDR_VAL         AT91_SDRAMC_MD_SDRAM
 100 #define CONFIG_SYS_SDRC_MR_VAL2         AT91_SDRAMC_MODE_PRECHARGE
 101 #define CONFIG_SYS_SDRAM_VAL1           0               /* SDRAM_BASE */
 102 #define CONFIG_SYS_SDRC_MR_VAL3         AT91_SDRAMC_MODE_REFRESH
 103 #define CONFIG_SYS_SDRAM_VAL2           0               /* SDRAM_BASE */
 104 #define CONFIG_SYS_SDRAM_VAL3           0               /* SDRAM_BASE */
 105 #define CONFIG_SYS_SDRAM_VAL4           0               /* SDRAM_BASE */
 106 #define CONFIG_SYS_SDRAM_VAL5           0               /* SDRAM_BASE */
 107 #define CONFIG_SYS_SDRAM_VAL6           0               /* SDRAM_BASE */
 108 #define CONFIG_SYS_SDRAM_VAL7           0               /* SDRAM_BASE */
 109 #define CONFIG_SYS_SDRAM_VAL8           0               /* SDRAM_BASE */
 110 #define CONFIG_SYS_SDRAM_VAL9           0               /* SDRAM_BASE */
 111 #define CONFIG_SYS_SDRC_MR_VAL4         AT91_SDRAMC_MODE_LMR
 112 #define CONFIG_SYS_SDRAM_VAL10          0               /* SDRAM_BASE */
 113 #define CONFIG_SYS_SDRC_MR_VAL5         AT91_SDRAMC_MODE_NORMAL
 114 #define CONFIG_SYS_SDRAM_VAL11          0               /* SDRAM_BASE */
 115 #define CONFIG_SYS_SDRC_TR_VAL2         1200            /* SDRAM_TR */
 116 #define CONFIG_SYS_SDRAM_VAL12          0               /* SDRAM_BASE */
 117
 118 /* setup SMC0, CS0 (NOR Flash) - 16-bit, 15 WS */
 119 #define CONFIG_SYS_SMC0_SETUP0_VAL                                      \
 120                 (AT91_SMC_SETUP_NWE(10) | AT91_SMC_SETUP_NCS_WR(10) |   \
 121                  AT91_SMC_SETUP_NRD(10) | AT91_SMC_SETUP_NCS_RD(10))
 122 #define CONFIG_SYS_SMC0_PULSE0_VAL                                      \
 123                 (AT91_SMC_PULSE_NWE(11) | AT91_SMC_PULSE_NCS_WR(11) |   \
 124                  AT91_SMC_PULSE_NRD(11) | AT91_SMC_PULSE_NCS_RD(11))
 125 #define CONFIG_SYS_SMC0_CYCLE0_VAL      \
 126                 (AT91_SMC_CYCLE_NWE(22) | AT91_SMC_CYCLE_NRD(22))
 127 #define CONFIG_SYS_SMC0_MODE0_VAL                               \
 128                 (AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE |  \
 129                  AT91_SMC_MODE_DBW_16 |                         \
 130                  AT91_SMC_MODE_TDF |                            \
 131                  AT91_SMC_MODE_TDF_CYCLE(6))
 132
 133 /* user reset enable */
 134 #define CONFIG_SYS_RSTC_RMR_VAL                 \
 135                 (AT91_RSTC_KEY |                \
 136                 AT91_RSTC_CR_PROCRST |          \
 137                 AT91_RSTC_MR_ERSTL(1) | \
 138                 AT91_RSTC_MR_ERSTL(2))
 139
 140 /* Disable Watchdog */
 141 #define CONFIG_SYS_WDTC_WDMR_VAL                                \
 142                 (AT91_WDT_MR_WDIDLEHLT | AT91_WDT_MR_WDDBGHLT | \
 143                  AT91_WDT_MR_WDV(0xfff) |                                       \
 144                  AT91_WDT_MR_WDDIS |                            \
 145                  AT91_WDT_MR_WDD(0xfff))
 146
 147 #define CONFIG_CMDLINE_TAG      1       /* enable passing of ATAGs */
 148 #define CONFIG_SETUP_MEMORY_TAGS 1
 149 #define CONFIG_INITRD_TAG       1
 150
 151 #undef CONFIG_SKIP_LOWLEVEL_INIT
 152 #define CONFIG_USER_LOWLEVEL_INIT       1
 153
 154 /*
 155  * Hardware drivers
 156  */
 157 /* LCD */
 158 #define LCD_BPP                         LCD_COLOR8
 159 #define CONFIG_LCD_LOGO                 1
 160 #undef LCD_TEST_PATTERN
 161 #define CONFIG_LCD_INFO                 1
 162 #define CONFIG_LCD_INFO_BELOW_LOGO      1
 163 #define CONFIG_ATMEL_LCD                1
 164 #define CONFIG_ATMEL_LCD_BGR555         1
 165
 166 #define CONFIG_LCD_IN_PSRAM             1
 167
 168 /*
 169  * BOOTP options
 170  */
 171 #define CONFIG_BOOTP_BOOTFILESIZE       1
 172 #define CONFIG_BOOTP_BOOTPATH           1
 173 #define CONFIG_BOOTP_GATEWAY            1
 174 #define CONFIG_BOOTP_HOSTNAME           1
 175
 176 /* SDRAM */
 177 #define CONFIG_NR_DRAM_BANKS    1
 178 #define PHYS_SDRAM              0x20000000
 179 #define PHYS_SDRAM_SIZE         0x04000000      /* 64 megs */
 180
 181 /* NOR flash, if populated */
 182 #define CONFIG_SYS_FLASH_CFI            1
 183 #define CONFIG_FLASH_CFI_DRIVER         1
 184 #define PHYS_FLASH_1                    0x10000000
 185 #define CONFIG_SYS_FLASH_BASE           PHYS_FLASH_1
 186 #define CONFIG_SYS_MAX_FLASH_SECT       256
 187 #define CONFIG_SYS_MAX_FLASH_BANKS      1
 188
 189 /* NAND flash */
 190 #ifdef CONFIG_CMD_NAND
 191 #define CONFIG_NAND_ATMEL
 192 #define CONFIG_SYS_MAX_NAND_DEVICE      1
 193 #define CONFIG_SYS_NAND_BASE            0x40000000
 194 #define CONFIG_SYS_NAND_DBW_8           1
 195 /* our ALE is AD21 */
 196 #define CONFIG_SYS_NAND_MASK_ALE        (1 << 21)
 197 /* our CLE is AD22 */
 198 #define CONFIG_SYS_NAND_MASK_CLE        (1 << 22)
 199 #define CONFIG_SYS_NAND_ENABLE_PIN      GPIO_PIN_PD(15)
 200 #define CONFIG_SYS_NAND_READY_PIN       GPIO_PIN_PB(30)
 201
 202 #endif
 203
 204 #define CONFIG_JFFS2_CMDLINE            1
 205 #define CONFIG_JFFS2_NAND               1
 206 #define CONFIG_JFFS2_DEV                "nand0" /* NAND device jffs2 lives on */
 207 #define CONFIG_JFFS2_PART_OFFSET        0       /* start of jffs2 partition */
 208 #define CONFIG_JFFS2_PART_SIZE          (256 * 1024 * 1024) /* partition size*/
 209
 210 /* PSRAM */
 211 #define PHYS_PSRAM                      0x70000000
 212 #define PHYS_PSRAM_SIZE                 0x00400000      /* 4MB */
 213 /* Slave EBI1, PSRAM connected */
 214 #define CONFIG_PSRAM_SCFG               (AT91_MATRIX_SCFG_ARBT_FIXED_PRIORITY   | \
 215                                          AT91_MATRIX_SCFG_FIXED_DEFMSTR(5)      | \
 216                                          AT91_MATRIX_SCFG_DEFMSTR_TYPE_FIXED    | \
 217                                          AT91_MATRIX_SCFG_SLOT_CYCLE(255))
 218
 219 /* Ethernet */
 220 #define CONFIG_MACB                     1
 221 #define CONFIG_RMII                     1
 222 #define CONFIG_NET_RETRY_COUNT          20
 223 #define CONFIG_RESET_PHY_R              1
 224
 225 /* USB */
 226 #define CONFIG_USB_ATMEL
 227 #define CONFIG_USB_ATMEL_CLK_SEL_PLLB
 228 #define CONFIG_USB_OHCI_NEW                     1
 229 #define CONFIG_SYS_USB_OHCI_CPU_INIT            1
 230 #define CONFIG_SYS_USB_OHCI_REGS_BASE           0x00a00000      /* AT91SAM9263_UHP_BASE */
 231 #define CONFIG_SYS_USB_OHCI_SLOT_NAME           "at91sam9263"
 232 #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS      2
 233
 234 #define CONFIG_SYS_LOAD_ADDR                    0x22000000      /* load address */
 235
 236 #define CONFIG_SYS_MEMTEST_START                PHYS_SDRAM
 237 #define CONFIG_SYS_MEMTEST_END                  0x23e00000
 238
 239 #define CONFIG_SYS_USE_FLASH    1
 240 #undef CONFIG_SYS_USE_DATAFLASH
 241 #undef CONFIG_SYS_USE_NANDFLASH
 242
 243 #ifdef CONFIG_SYS_USE_DATAFLASH
 244
 245 /* bootstrap + u-boot + env + linux in dataflash on CS0 */
 246 #define CONFIG_ENV_OFFSET       0x4200
 247 #define CONFIG_ENV_SIZE         0x4200
 248 #define CONFIG_ENV_SECT_SIZE    0x210
 249 #define CONFIG_ENV_SPI_MAX_HZ   15000000
 250 #define CONFIG_BOOTCOMMAND      "sf probe 0; " \
 251                                 "sf read 0x22000000 0x84000 0x294000; " \
 252                                 "bootm 0x22000000"
 253 #define CONFIG_BOOTARGS         "console=ttyS0,115200 " \
 254                                 "root=/dev/mtdblock0 " \
 255                                 "mtdparts=atmel_nand:-(root) "\
 256                                 "rw rootfstype=jffs2"
 257
 258 #elif defined(CONFIG_SYS_USE_NANDFLASH) /* CFG_USE_NANDFLASH */
 259
 260 /* bootstrap + u-boot + env + linux in nandflash */
 261 #define CONFIG_ENV_OFFSET               0x60000
 262 #define CONFIG_ENV_OFFSET_REDUND        0x80000
 263 #define CONFIG_ENV_SIZE         0x20000         /* 1 sector = 128 kB */
 264 #define CONFIG_BOOTCOMMAND      "nand read 0x22000000 0xA0000 0x200000; bootm"
 265 #define CONFIG_BOOTARGS         "console=ttyS0,115200 "         \
 266                                 "root=/dev/mtdblock5 "          \
 267                                 "mtdparts=atmel_nand:"          \
 268                                         "128k(bootstrap)ro,"    \
 269                                         "256k(uboot)ro,"        \
 270                                         "128k(env1)ro,"         \
 271                                         "128k(env2)ro,"         \
 272                                         "2M(linux),"            \
 273                                         "-(root) "              \
 274                                 "rw rootfstype=jffs2"
 275
 276 #elif defined(CONFIG_SYS_USE_FLASH) /* CFG_USE_FLASH */
 277
 278 #define CONFIG_ENV_OFFSET       0x40000
 279 #define CONFIG_ENV_SECT_SIZE    0x10000
 280 #define CONFIG_ENV_SIZE         0x10000
 281 #define CONFIG_ENV_OVERWRITE    1
 282
 283 /* JFFS Partition offset set */
 284 #define CONFIG_SYS_JFFS2_FIRST_BANK     0
 285 #define CONFIG_SYS_JFFS2_NUM_BANKS      1
 286
 287 /* 512k reserved for u-boot */
 288 #define CONFIG_SYS_JFFS2_FIRST_SECTOR   11
 289
 290 #define CONFIG_BOOTCOMMAND              "run flashboot"
 291 #define CONFIG_ROOTPATH                 "/ronetix/rootfs"
 292
 293 #define CONFIG_CON_ROT                  "fbcon=rotate:3 "
 294 #define CONFIG_BOOTARGS                 "root=/dev/mtdblock4 rootfstype=jffs2 "\
 295                                         CONFIG_CON_ROT
 296
 297 #define MTDIDS_DEFAULT                  "nor0=physmap-flash.0,nand0=nand"
 298 #define MTDPARTS_DEFAULT                \
 299         "mtdparts=physmap-flash.0:"     \
 300                 "256k(u-boot)ro,"       \
 301                 "64k(u-boot-env)ro,"    \
 302                 "1408k(kernel),"        \
 303                 "-(rootfs);"            \
 304         "nand:-(nand)"
 305
 306 #define CONFIG_EXTRA_ENV_SETTINGS                               \
 307         "mtdids=" MTDIDS_DEFAULT "\0"                           \
 308         "mtdparts=" MTDPARTS_DEFAULT "\0"                       \
 309         "partition=nand0,0\0"                                   \
 310         "ramargs=setenv bootargs $(bootargs) $(mtdparts)\0"     \
 311         "nfsargs=setenv bootargs root=/dev/nfs rw "             \
 312                 CONFIG_CON_ROT                                  \
 313                 "nfsroot=$(serverip):$(rootpath) $(mtdparts)\0" \
 314         "addip=setenv bootargs $(bootargs) "                    \
 315                 "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask)"\
 316                 ":$(hostname):eth0:off\0"                       \
 317         "ramboot=tftpboot 0x22000000 vmImage;"                  \
 318                 "run ramargs;run addip;bootm 22000000\0"        \
 319         "nfsboot=tftpboot 0x22000000 vmImage;"                  \
 320                 "run nfsargs;run addip;bootm 22000000\0"        \
 321         "flashboot=run ramargs;run addip;bootm 0x10050000\0"    \
 322         ""
 323
 324 #else
 325 #error "Undefined memory device"
 326 #endif
 327
 328 #define CONFIG_SYS_CBSIZE               256
 329 #define CONFIG_SYS_MAXARGS              16
 330 #define CONFIG_SYS_PBSIZE               \
 331                 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
 332 #define CONFIG_SYS_LONGHELP             1
 333 #define CONFIG_CMDLINE_EDITING          1
 334
 335 /*
 336  * Size of malloc() pool
 337  */
 338 #define CONFIG_SYS_MALLOC_LEN   ROUND(3 * CONFIG_ENV_SIZE + 128 * 1024, 0x1000)
 339
 340 #define CONFIG_SYS_SDRAM_BASE   PHYS_SDRAM
 341 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - \
 342                                 GENERATED_GBL_DATA_SIZE)
 343
 344 #endif