include/configs/mpc8308_p1m.h

   1 /* SPDX-License-Identifier: GPL-2.0+ */
   2 /*
   3  * Copyright (C) 2009-2010 Freescale Semiconductor, Inc.
   4  * Copyright (C) 2010 Ilya Yanok, Emcraft Systems, yanok@emcraft.com
   5  *
   6  */
   7
   8 #ifndef __CONFIG_H
   9 #define __CONFIG_H
  10
  11 /*
  12  * High Level Configuration Options
  13  */
  14 #define CONFIG_E300             1 /* E300 family */
  15
  16 /*
  17  * On-board devices
  18  *
  19  * TSECs
  20  */
  21 #define CONFIG_TSEC1
  22 #define CONFIG_TSEC2
  23
  24 /*
  25  * System Clock Setup
  26  */
  27 #define CONFIG_83XX_CLKIN       33333333 /* in Hz */
  28 #define CONFIG_SYS_CLK_FREQ     CONFIG_83XX_CLKIN
  29
  30 /*
  31  * Hardware Reset Configuration Word
  32  * if CLKIN is 66.66MHz, then
  33  * CSB = 133MHz, DDRC = 266MHz, LBC = 133MHz
  34  * We choose the A type silicon as default, so the core is 400Mhz.
  35  */
  36 #define CONFIG_SYS_HRCW_LOW (\
  37         HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
  38         HRCWL_DDR_TO_SCB_CLK_2X1 |\
  39         HRCWL_SVCOD_DIV_2 |\
  40         HRCWL_CSB_TO_CLKIN_4X1 |\
  41         HRCWL_CORE_TO_CSB_3X1)
  42 /*
  43  * There are neither HRCWH_PCI_HOST nor HRCWH_PCI1_ARBITER_ENABLE bits
  44  * in 8308's HRCWH according to the manual, but original Freescale's
  45  * code has them and I've expirienced some problems using the board
  46  * with BDI3000 attached when I've tried to set these bits to zero
  47  * (UART doesn't work after the 'reset run' command).
  48  */
  49 #define CONFIG_SYS_HRCW_HIGH (\
  50         HRCWH_PCI_HOST |\
  51         HRCWH_PCI1_ARBITER_ENABLE |\
  52         HRCWH_CORE_ENABLE |\
  53         HRCWH_FROM_0X00000100 |\
  54         HRCWH_BOOTSEQ_DISABLE |\
  55         HRCWH_SW_WATCHDOG_DISABLE |\
  56         HRCWH_ROM_LOC_LOCAL_16BIT |\
  57         HRCWH_RL_EXT_LEGACY |\
  58         HRCWH_TSEC1M_IN_MII |\
  59         HRCWH_TSEC2M_IN_MII |\
  60         HRCWH_BIG_ENDIAN)
  61
  62 /*
  63  * System IO Config
  64  */
  65 #define CONFIG_SYS_SICRH (\
  66         SICRH_ESDHC_A_GPIO |\
  67         SICRH_ESDHC_B_GPIO |\
  68         SICRH_ESDHC_C_GTM |\
  69         SICRH_GPIO_A_TSEC2 |\
  70         SICRH_GPIO_B_TSEC2_TX_CLK |\
  71         SICRH_IEEE1588_A_GPIO |\
  72         SICRH_USB |\
  73         SICRH_GTM_GPIO |\
  74         SICRH_IEEE1588_B_GPIO |\
  75         SICRH_ETSEC2_CRS |\
  76         SICRH_GPIOSEL_1 |\
  77         SICRH_TMROBI_V3P3 |\
  78         SICRH_TSOBI1_V3P3 |\
  79         SICRH_TSOBI2_V3P3)      /* 0xf577d100 */
  80 #define CONFIG_SYS_SICRL (\
  81         SICRL_SPI_PF0 |\
  82         SICRL_UART_PF0 |\
  83         SICRL_IRQ_PF0 |\
  84         SICRL_I2C2_PF0 |\
  85         SICRL_ETSEC1_TX_CLK)    /* 0x00000000 */
  86
  87 #define CONFIG_SYS_GPIO1_PRELIM
  88 /* GPIO Default input/output settings */
  89 #define CONFIG_SYS_GPIO1_DIR        0x7AAF8C00
  90 /*
  91  * Default GPIO values:
  92  * LED#1 enabled; WLAN enabled; Both COM LED on (orange)
  93  */
  94 #define CONFIG_SYS_GPIO1_DAT        0x08008C00
  95
  96 /*
  97  * IMMR new address
  98  */
  99 #define CONFIG_SYS_IMMR         0xE0000000
 100
 101 /*
 102  * SERDES
 103  */
 104 #define CONFIG_FSL_SERDES
 105 #define CONFIG_FSL_SERDES1      0xe3000
 106
 107 /*
 108  * Arbiter Setup
 109  */
 110 #define CONFIG_SYS_ACR_PIPE_DEP 3 /* Arbiter pipeline depth is 4 */
 111 #define CONFIG_SYS_ACR_RPTCNT   3 /* Arbiter repeat count is 4 */
 112 #define CONFIG_SYS_SPCR_TSECEP  3 /* eTSEC emergency priority is highest */
 113
 114 /*
 115  * DDR Setup
 116  */
 117 #define CONFIG_SYS_DDR_BASE             0x00000000 /* DDR is system memory */
 118 #define CONFIG_SYS_SDRAM_BASE           CONFIG_SYS_DDR_BASE
 119 #define CONFIG_SYS_DDR_SDRAM_BASE       CONFIG_SYS_DDR_BASE
 120 #define CONFIG_SYS_DDR_SDRAM_CLK_CNTL   DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05
 121 #define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_EN \
 122                                 | DDRCDR_PZ_LOZ \
 123                                 | DDRCDR_NZ_LOZ \
 124                                 | DDRCDR_ODT \
 125                                 | DDRCDR_Q_DRN)
 126                                 /* 0x7b880001 */
 127 /*
 128  * Manually set up DDR parameters
 129  * consist of two chips HY5PS12621BFP-C4 from HYNIX
 130  */
 131
 132 #define CONFIG_SYS_DDR_SIZE             128 /* MB */
 133
 134 #define CONFIG_SYS_DDR_CS0_BNDS 0x00000007
 135 #define CONFIG_SYS_DDR_CS0_CONFIG       (CSCONFIG_EN \
 136                                         | CSCONFIG_ODT_RD_NEVER \
 137                                         | CSCONFIG_ODT_WR_ONLY_CURRENT \
 138                                         | CSCONFIG_ROW_BIT_13 \
 139                                         | CSCONFIG_COL_BIT_10)
 140                                         /* 0x80010102 */
 141 #define CONFIG_SYS_DDR_TIMING_3 0x00000000
 142 #define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \
 143                                 | (0 << TIMING_CFG0_WRT_SHIFT) \
 144                                 | (0 << TIMING_CFG0_RRT_SHIFT) \
 145                                 | (0 << TIMING_CFG0_WWT_SHIFT) \
 146                                 | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \
 147                                 | (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \
 148                                 | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \
 149                                 | (2 << TIMING_CFG0_MRS_CYC_SHIFT))
 150                                 /* 0x00220802 */
 151 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \
 152                                 | (7 << TIMING_CFG1_ACTTOPRE_SHIFT) \
 153                                 | (2 << TIMING_CFG1_ACTTORW_SHIFT) \
 154                                 | (5 << TIMING_CFG1_CASLAT_SHIFT) \
 155                                 | (6 << TIMING_CFG1_REFREC_SHIFT) \
 156                                 | (2 << TIMING_CFG1_WRREC_SHIFT) \
 157                                 | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \
 158                                 | (2 << TIMING_CFG1_WRTORD_SHIFT))
 159                                 /* 0x27256222 */
 160 #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
 161                                 | (4 << TIMING_CFG2_CPO_SHIFT) \
 162                                 | (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \
 163                                 | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \
 164                                 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
 165                                 | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \
 166                                 | (5 << TIMING_CFG2_FOUR_ACT_SHIFT))
 167                                 /* 0x121048c5 */
 168 #define CONFIG_SYS_DDR_INTERVAL ((0x0360 << SDRAM_INTERVAL_REFINT_SHIFT) \
 169                                 | (0x0100 << SDRAM_INTERVAL_BSTOPRE_SHIFT))
 170                                 /* 0x03600100 */
 171 #define CONFIG_SYS_DDR_SDRAM_CFG        (SDRAM_CFG_SREN \
 172                                 | SDRAM_CFG_SDRAM_TYPE_DDR2 \
 173                                 | SDRAM_CFG_DBW_32)
 174                                 /* 0x43080000 */
 175
 176 #define CONFIG_SYS_DDR_SDRAM_CFG2       0x00401000 /* 1 posted refresh */
 177 #define CONFIG_SYS_DDR_MODE             ((0x0448 << SDRAM_MODE_ESD_SHIFT) \
 178                                 | (0x0232 << SDRAM_MODE_SD_SHIFT))
 179                                 /* ODT 150ohm CL=3, AL=1 on SDRAM */
 180 #define CONFIG_SYS_DDR_MODE2            0x00000000
 181
 182 /*
 183  * Memory test
 184  */
 185 #define CONFIG_SYS_MEMTEST_START        0x00001000 /* memtest region */
 186 #define CONFIG_SYS_MEMTEST_END          0x07f00000
 187
 188 /*
 189  * The reserved memory
 190  */
 191 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
 192
 193 #define CONFIG_SYS_MONITOR_LEN  (384 * 1024) /* Reserve 384 kB for Mon */
 194 #define CONFIG_SYS_MALLOC_LEN   (512 * 1024) /* Reserved for malloc */
 195
 196 /*
 197  * Initial RAM Base Address Setup
 198  */
 199 #define CONFIG_SYS_INIT_RAM_LOCK        1
 200 #define CONFIG_SYS_INIT_RAM_ADDR        0xE6000000 /* Initial RAM address */
 201 #define CONFIG_SYS_INIT_RAM_SIZE        0x1000 /* Size of used area in RAM */
 202 #define CONFIG_SYS_GBL_DATA_OFFSET      \
 203         (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
 204
 205 /*
 206  * Local Bus Configuration & Clock Setup
 207  */
 208 #define CONFIG_SYS_LCRR_DBYP            LCRR_DBYP
 209 #define CONFIG_SYS_LCRR_CLKDIV          LCRR_CLKDIV_2
 210 #define CONFIG_SYS_LBC_LBCR             0x00040000
 211
 212 /*
 213  * FLASH on the Local Bus
 214  */
 215 #define CONFIG_SYS_FLASH_CFI_WIDTH      FLASH_CFI_16BIT
 216
 217 #define CONFIG_SYS_FLASH_BASE           0xFC000000 /* FLASH base address */
 218 #define CONFIG_SYS_FLASH_SIZE           64 /* FLASH size is 64M */
 219
 220 /* Window base at flash base */
 221 #define CONFIG_SYS_LBLAWBAR0_PRELIM     CONFIG_SYS_FLASH_BASE
 222 #define CONFIG_SYS_LBLAWAR0_PRELIM      (LBLAWAR_EN | LBLAWAR_64MB)
 223
 224 #define CONFIG_SYS_BR0_PRELIM   (CONFIG_SYS_FLASH_BASE \
 225                                 | BR_PS_16      /* 16 bit port */ \
 226                                 | BR_MS_GPCM    /* MSEL = GPCM */ \
 227                                 | BR_V)         /* valid */
 228 #define CONFIG_SYS_OR0_PRELIM   (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \
 229                                 | OR_UPM_XAM \
 230                                 | OR_GPCM_CSNT \
 231                                 | OR_GPCM_ACS_DIV2 \
 232                                 | OR_GPCM_XACS \
 233                                 | OR_GPCM_SCY_4 \
 234                                 | OR_GPCM_TRLX_SET \
 235                                 | OR_GPCM_EHTR_SET)
 236
 237 #define CONFIG_SYS_MAX_FLASH_BANKS      1 /* number of banks */
 238 #define CONFIG_SYS_MAX_FLASH_SECT       512
 239
 240 /* Flash Erase Timeout (ms) */
 241 #define CONFIG_SYS_FLASH_ERASE_TOUT     (1000 * 1024)
 242 /* Flash Write Timeout (ms) */
 243 #define CONFIG_SYS_FLASH_WRITE_TOUT     (500 * 1024)
 244
 245 /*
 246  * SJA1000 CAN controller on Local Bus
 247  */
 248 #define CONFIG_SYS_SJA1000_BASE 0xFBFF0000
 249 #define CONFIG_SYS_BR1_PRELIM   (CONFIG_SYS_SJA1000_BASE \
 250                                 | BR_PS_8       /* 8 bit port size */ \
 251                                 | BR_MS_GPCM    /* MSEL = GPCM */ \
 252                                 | BR_V)         /* valid */
 253 #define CONFIG_SYS_OR1_PRELIM   (OR_AM_32KB \
 254                                 | OR_GPCM_SCY_5 \
 255                                 | OR_GPCM_EHTR_SET)
 256                                 /* 0xFFFF8052 */
 257
 258 #define CONFIG_SYS_LBLAWBAR1_PRELIM     CONFIG_SYS_SJA1000_BASE
 259 #define CONFIG_SYS_LBLAWAR1_PRELIM      (LBLAWAR_EN | LBLAWAR_32KB)
 260
 261 /*
 262  * CPLD on Local Bus
 263  */
 264 #define CONFIG_SYS_CPLD_BASE    0xFBFF8000
 265 #define CONFIG_SYS_BR2_PRELIM   (CONFIG_SYS_CPLD_BASE \
 266                                 | BR_PS_8       /* 8 bit port */ \
 267                                 | BR_MS_GPCM    /* MSEL = GPCM */ \
 268                                 | BR_V)         /* valid */
 269 #define CONFIG_SYS_OR2_PRELIM   (OR_AM_32KB \
 270                                 | OR_GPCM_SCY_4 \
 271                                 | OR_GPCM_EHTR_SET)
 272                                 /* 0xFFFF8042 */
 273
 274 #define CONFIG_SYS_LBLAWBAR2_PRELIM     CONFIG_SYS_CPLD_BASE
 275 #define CONFIG_SYS_LBLAWAR2_PRELIM      (LBLAWAR_EN | LBLAWAR_32KB)
 276
 277 /*
 278  * Serial Port
 279  */
 280 #undef CONFIG_SERIAL_SOFTWARE_FIFO
 281 #define CONFIG_SYS_NS16550_SERIAL
 282 #define CONFIG_SYS_NS16550_REG_SIZE     1
 283 #define CONFIG_SYS_NS16550_CLK          get_bus_freq(0)
 284
 285 #define CONFIG_SYS_BAUDRATE_TABLE  \
 286         {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
 287
 288 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR + 0x4500)
 289 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x4600)
 290
 291 /* I2C */
 292 #define CONFIG_SYS_I2C
 293 #define CONFIG_SYS_I2C_FSL
 294 #define CONFIG_SYS_FSL_I2C_SPEED        400000
 295 #define CONFIG_SYS_FSL_I2C_SLAVE        0x7F
 296 #define CONFIG_SYS_FSL_I2C2_SPEED       400000
 297 #define CONFIG_SYS_FSL_I2C2_SLAVE       0x7F
 298 #define CONFIG_SYS_FSL_I2C_OFFSET       0x3000
 299 #define CONFIG_SYS_FSL_I2C2_OFFSET      0x3100
 300
 301 /*
 302  * General PCI
 303  * Addresses are mapped 1-1.
 304  */
 305 #define CONFIG_SYS_PCIE1_BASE           0xA0000000
 306 #define CONFIG_SYS_PCIE1_MEM_BASE       0xA0000000
 307 #define CONFIG_SYS_PCIE1_MEM_PHYS       0xA0000000
 308 #define CONFIG_SYS_PCIE1_MEM_SIZE       0x10000000
 309 #define CONFIG_SYS_PCIE1_CFG_BASE       0xB0000000
 310 #define CONFIG_SYS_PCIE1_CFG_SIZE       0x01000000
 311 #define CONFIG_SYS_PCIE1_IO_BASE        0x00000000
 312 #define CONFIG_SYS_PCIE1_IO_PHYS        0xB1000000
 313 #define CONFIG_SYS_PCIE1_IO_SIZE        0x00800000
 314
 315 /* enable PCIE clock */
 316 #define CONFIG_SYS_SCCR_PCIEXP1CM       1
 317
 318 #define CONFIG_PCI_INDIRECT_BRIDGE
 319 #define CONFIG_PCIE
 320
 321 #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957   /* Freescale */
 322 #define CONFIG_83XX_GENERIC_PCIE_REGISTER_HOSES 1
 323
 324 /*
 325  * TSEC
 326  */
 327 #define CONFIG_SYS_TSEC1_OFFSET 0x24000
 328 #define CONFIG_SYS_TSEC1        (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
 329 #define CONFIG_SYS_TSEC2_OFFSET 0x25000
 330 #define CONFIG_SYS_TSEC2        (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET)
 331
 332 /*
 333  * TSEC ethernet configuration
 334  */
 335 #define CONFIG_TSEC1_NAME       "eTSEC0"
 336 #define CONFIG_TSEC2_NAME       "eTSEC1"
 337 #define TSEC1_PHY_ADDR          1
 338 #define TSEC2_PHY_ADDR          2
 339 #define TSEC1_PHYIDX            0
 340 #define TSEC2_PHYIDX            0
 341 #define TSEC1_FLAGS             0
 342 #define TSEC2_FLAGS             0
 343
 344 /* Options are: eTSEC[0-1] */
 345 #define CONFIG_ETHPRIME         "eTSEC0"
 346
 347 /*
 348  * Environment
 349  */
 350 #define CONFIG_ENV_ADDR         (CONFIG_SYS_MONITOR_BASE + \
 351                                  CONFIG_SYS_MONITOR_LEN)
 352 #define CONFIG_ENV_SECT_SIZE    0x20000 /* 128K(one sector) for env */
 353 #define CONFIG_ENV_SIZE         0x2000
 354 #define CONFIG_ENV_ADDR_REDUND  (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
 355 #define CONFIG_ENV_SIZE_REDUND  CONFIG_ENV_SIZE
 356
 357 #define CONFIG_LOADS_ECHO       1       /* echo on for serial download */
 358 #define CONFIG_SYS_LOADS_BAUD_CHANGE    1       /* allow baudrate change */
 359
 360 /*
 361  * BOOTP options
 362  */
 363 #define CONFIG_BOOTP_BOOTFILESIZE
 364
 365 /*
 366  * Command line configuration.
 367  */
 368
 369 /*
 370  * Miscellaneous configurable options
 371  */
 372 #define CONFIG_SYS_LOAD_ADDR            0x2000000 /* default load address */
 373
 374 #define CONFIG_SYS_CBSIZE       1024 /* Console I/O Buffer Size */
 375
 376 /* Boot Argument Buffer Size */
 377 #define CONFIG_SYS_BARGSIZE     CONFIG_SYS_CBSIZE
 378
 379 /*
 380  * For booting Linux, the board info and command line data
 381  * have to be in the first 8 MB of memory, since this is
 382  * the maximum mapped by the Linux kernel during initialization.
 383  */
 384 #define CONFIG_SYS_BOOTMAPSZ    (256 << 20) /* Initial Memory map for Linux */
 385
 386 /*
 387  * Core HID Setup
 388  */
 389 #define CONFIG_SYS_HID0_INIT    0x000000000
 390 #define CONFIG_SYS_HID0_FINAL   (HID0_ENABLE_MACHINE_CHECK | \
 391                                  HID0_ENABLE_INSTRUCTION_CACHE | \
 392                                  HID0_ENABLE_DYNAMIC_POWER_MANAGMENT)
 393 #define CONFIG_SYS_HID2         HID2_HBE
 394
 395 /*
 396  * MMU Setup
 397  */
 398
 399 /* DDR: cache cacheable */
 400 #define CONFIG_SYS_IBAT0L       (CONFIG_SYS_SDRAM_BASE | BATL_PP_RW | \
 401                                         BATL_MEMCOHERENCE)
 402 #define CONFIG_SYS_IBAT0U       (CONFIG_SYS_SDRAM_BASE | BATU_BL_128M | \
 403                                         BATU_VS | BATU_VP)
 404 #define CONFIG_SYS_DBAT0L       CONFIG_SYS_IBAT0L
 405 #define CONFIG_SYS_DBAT0U       CONFIG_SYS_IBAT0U
 406
 407 /* IMMRBAR, PCI IO and NAND: cache-inhibit and guarded */
 408 #define CONFIG_SYS_IBAT1L       (CONFIG_SYS_IMMR | BATL_PP_RW | \
 409                         BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
 410 #define CONFIG_SYS_IBAT1U       (CONFIG_SYS_IMMR | BATU_BL_8M | BATU_VS | \
 411                                         BATU_VP)
 412 #define CONFIG_SYS_DBAT1L       CONFIG_SYS_IBAT1L
 413 #define CONFIG_SYS_DBAT1U       CONFIG_SYS_IBAT1U
 414
 415 /* FLASH: icache cacheable, but dcache-inhibit and guarded */
 416 #define CONFIG_SYS_IBAT2L       (CONFIG_SYS_FLASH_BASE | BATL_PP_RW | \
 417                                         BATL_MEMCOHERENCE)
 418 #define CONFIG_SYS_IBAT2U       (CONFIG_SYS_FLASH_BASE | BATU_BL_8M | \
 419                                         BATU_VS | BATU_VP)
 420 #define CONFIG_SYS_DBAT2L       (CONFIG_SYS_FLASH_BASE | BATL_PP_RW | \
 421                                         BATL_CACHEINHIBIT | \
 422                                         BATL_GUARDEDSTORAGE)
 423 #define CONFIG_SYS_DBAT2U       CONFIG_SYS_IBAT2U
 424
 425 /* Stack in dcache: cacheable, no memory coherence */
 426 #define CONFIG_SYS_IBAT3L       (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW)
 427 #define CONFIG_SYS_IBAT3U       (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | \
 428                                         BATU_VS | BATU_VP)
 429 #define CONFIG_SYS_DBAT3L       CONFIG_SYS_IBAT3L
 430 #define CONFIG_SYS_DBAT3U       CONFIG_SYS_IBAT3U
 431
 432 /*
 433  * Environment Configuration
 434  */
 435
 436 #define CONFIG_ENV_OVERWRITE
 437
 438 #if defined(CONFIG_TSEC_ENET)
 439 #define CONFIG_HAS_ETH0
 440 #define CONFIG_HAS_ETH1
 441 #endif
 442
 443 #define CONFIG_LOADADDR 800000  /* default location for tftp and bootm */
 444
 445
 446 #define CONFIG_EXTRA_ENV_SETTINGS                                       \
 447         "netdev=eth0\0"                                                 \
 448         "consoledev=ttyS0\0"                                            \
 449         "nfsargs=setenv bootargs root=/dev/nfs rw "                     \
 450                 "nfsroot=${serverip}:${rootpath}\0"                     \
 451         "ramargs=setenv bootargs root=/dev/ram rw\0"                    \
 452         "addip=setenv bootargs ${bootargs} "                            \
 453                 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}"      \
 454                 ":${hostname}:${netdev}:off panic=1\0"                  \
 455         "addtty=setenv bootargs ${bootargs}"                            \
 456                 " console=${consoledev},${baudrate}\0"                  \
 457         "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0"              \
 458         "addmisc=setenv bootargs ${bootargs}\0"                         \
 459         "kernel_addr=FC0A0000\0"                                        \
 460         "fdt_addr=FC2A0000\0"                                           \
 461         "ramdisk_addr=FC2C0000\0"                                       \
 462         "u-boot=mpc8308_p1m/u-boot.bin\0"                               \
 463         "kernel_addr_r=1000000\0"                                       \
 464         "fdt_addr_r=C00000\0"                                           \
 465         "hostname=mpc8308_p1m\0"                                        \
 466         "bootfile=mpc8308_p1m/uImage\0"                                 \
 467         "fdtfile=mpc8308_p1m/mpc8308_p1m.dtb\0"                         \
 468         "rootpath=/opt/eldk-4.2/ppc_6xx\0"                              \
 469         "flash_self=run ramargs addip addtty addmtd addmisc;"           \
 470                 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0"    \
 471         "flash_nfs=run nfsargs addip addtty addmtd addmisc;"            \
 472                 "bootm ${kernel_addr} - ${fdt_addr}\0"                  \
 473         "net_nfs=tftp ${kernel_addr_r} ${bootfile};"                    \
 474                 "tftp ${fdt_addr_r} ${fdtfile};"                        \
 475                 "run nfsargs addip addtty addmtd addmisc;"              \
 476                 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0"              \
 477         "bootcmd=run flash_self\0"                                      \
 478         "load=tftp ${loadaddr} ${u-boot}\0"                             \
 479         "update=protect off " __stringify(CONFIG_SYS_MONITOR_BASE)      \
 480                 " +${filesize};era " __stringify(CONFIG_SYS_MONITOR_BASE)\
 481                 " +${filesize};cp.b ${fileaddr} "                       \
 482                 __stringify(CONFIG_SYS_MONITOR_BASE) " ${filesize}\0"   \
 483         "upd=run load update\0"                                         \
 484
 485 #endif  /* __CONFIG_H */