include/configs/P2041RDB.h

   1 /* SPDX-License-Identifier: GPL-2.0+ */
   2 /*
   3  * Copyright 2011-2012 Freescale Semiconductor, Inc.
   4  * Copyright 2020 NXP
   5  */
   6
   7 /*
   8  * P2041 RDB board configuration file
   9  * Also supports P2040 RDB
  10  */
  11 #ifndef __CONFIG_H
  12 #define __CONFIG_H
  13
  14 #ifdef CONFIG_RAMBOOT_PBL
  15 #define CONFIG_RAMBOOT_TEXT_BASE        CONFIG_SYS_TEXT_BASE
  16 #define CONFIG_RESET_VECTOR_ADDRESS     0xfffffffc
  17 #define CONFIG_SYS_FSL_PBL_PBI board/freescale/corenet_ds/pbi.cfg
  18 #define CONFIG_SYS_FSL_PBL_RCW board/freescale/corenet_ds/rcw_p2041rdb.cfg
  19 #endif
  20
  21 #ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
  22 /* Set 1M boot space */
  23 #define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR (CONFIG_SYS_TEXT_BASE & 0xfff00000)
  24 #define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR_PHYS \
  25                 (0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR)
  26 #define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
  27 #endif
  28
  29 /* High Level Configuration Options */
  30 #define CONFIG_SYS_BOOK3E_HV            /* Category E.HV supported */
  31
  32 #ifndef CONFIG_RESET_VECTOR_ADDRESS
  33 #define CONFIG_RESET_VECTOR_ADDRESS     0xeffffffc
  34 #endif
  35
  36 #define CONFIG_SYS_FSL_CPC              /* Corenet Platform Cache */
  37 #define CONFIG_SYS_NUM_CPC              CONFIG_SYS_NUM_DDR_CTLRS
  38 #define CONFIG_PCIE1                    /* PCIE controller 1 */
  39 #define CONFIG_PCIE2                    /* PCIE controller 2 */
  40 #define CONFIG_PCIE3                    /* PCIE controller 3 */
  41 #define CONFIG_SYS_PCI_64BIT            /* enable 64-bit PCI resources */
  42
  43 #define CONFIG_SYS_SRIO
  44 #define CONFIG_SRIO1                    /* SRIO port 1 */
  45 #define CONFIG_SRIO2                    /* SRIO port 2 */
  46 #define CONFIG_SRIO_PCIE_BOOT_MASTER
  47 #define CONFIG_SYS_DPAA_RMAN            /* RMan */
  48
  49 #if defined(CONFIG_SPIFLASH)
  50 #elif defined(CONFIG_SDCARD)
  51         #define CONFIG_FSL_FIXED_MMC_LOCATION
  52 #endif
  53
  54 #ifndef __ASSEMBLY__
  55 unsigned long get_board_sys_clk(unsigned long dummy);
  56 #include <linux/stringify.h>
  57 #endif
  58 #define CONFIG_SYS_CLK_FREQ     get_board_sys_clk(0)
  59
  60 /*
  61  * These can be toggled for performance analysis, otherwise use default.
  62  */
  63 #define CONFIG_SYS_CACHE_STASHING
  64 #define CONFIG_BACKSIDE_L2_CACHE
  65 #define CONFIG_SYS_INIT_L2CSR0          L2CSR0_L2E
  66 #define CONFIG_BTB                      /* toggle branch predition */
  67
  68 #define CONFIG_ENABLE_36BIT_PHYS
  69
  70 #define CONFIG_POST CONFIG_SYS_POST_MEMORY      /* test POST memory test */
  71
  72 /*
  73  *  Config the L3 Cache as L3 SRAM
  74  */
  75 #define CONFIG_SYS_INIT_L3_ADDR         CONFIG_RAMBOOT_TEXT_BASE
  76 #ifdef CONFIG_PHYS_64BIT
  77 #define CONFIG_SYS_INIT_L3_ADDR_PHYS    (0xf00000000ull | \
  78                 CONFIG_RAMBOOT_TEXT_BASE)
  79 #else
  80 #define CONFIG_SYS_INIT_L3_ADDR_PHYS    CONFIG_SYS_INIT_L3_ADDR
  81 #endif
  82 #define CONFIG_SYS_L3_SIZE              (1024 << 10)
  83 #define CONFIG_SYS_INIT_L3_END (CONFIG_SYS_INIT_L3_ADDR + CONFIG_SYS_L3_SIZE)
  84
  85 #ifdef CONFIG_PHYS_64BIT
  86 #define CONFIG_SYS_DCSRBAR              0xf0000000
  87 #define CONFIG_SYS_DCSRBAR_PHYS         0xf00000000ull
  88 #endif
  89
  90 /* EEPROM */
  91 #define CONFIG_SYS_I2C_EEPROM_NXID
  92 #define CONFIG_SYS_EEPROM_BUS_NUM       0
  93
  94 /*
  95  * DDR Setup
  96  */
  97 #define CONFIG_VERY_BIG_RAM
  98 #define CONFIG_SYS_DDR_SDRAM_BASE       0x00000000
  99 #define CONFIG_SYS_SDRAM_BASE           CONFIG_SYS_DDR_SDRAM_BASE
 100
 101 #define CONFIG_DIMM_SLOTS_PER_CTLR      1
 102 #define CONFIG_CHIP_SELECTS_PER_CTRL    (4 * CONFIG_DIMM_SLOTS_PER_CTLR)
 103
 104 #define CONFIG_DDR_SPD
 105
 106 #define CONFIG_SYS_SPD_BUS_NUM  0
 107 #define SPD_EEPROM_ADDRESS      0x52
 108 #define CONFIG_SYS_SDRAM_SIZE   4096    /* for fixed parameter use */
 109
 110 /*
 111  * Local Bus Definitions
 112  */
 113
 114 /* Set the local bus clock 1/8 of platform clock */
 115 #define CONFIG_SYS_LBC_LCRR             LCRR_CLKDIV_8
 116
 117 /*
 118  * This board doesn't have a promjet connector.
 119  * However, it uses commone corenet board LAW and TLB.
 120  * It is necessary to use the same start address with proper offset.
 121  */
 122 #define CONFIG_SYS_FLASH_BASE           0xe0000000
 123 #ifdef CONFIG_PHYS_64BIT
 124 #define CONFIG_SYS_FLASH_BASE_PHYS      0xfe0000000ull
 125 #else
 126 #define CONFIG_SYS_FLASH_BASE_PHYS      CONFIG_SYS_FLASH_BASE
 127 #endif
 128
 129 #define CONFIG_SYS_FLASH_BR_PRELIM \
 130                 (BR_PHYS_ADDR((CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000)) | \
 131                 BR_PS_16 | BR_V)
 132 #define CONFIG_SYS_FLASH_OR_PRELIM \
 133                 ((0xf8000ff7 & ~OR_GPCM_SCY & ~OR_GPCM_EHTR) \
 134                  | OR_GPCM_SCY_8 | OR_GPCM_EHTR_CLEAR)
 135
 136 #define CONFIG_FSL_CPLD
 137 #define CPLD_BASE               0xffdf0000      /* CPLD registers */
 138 #ifdef CONFIG_PHYS_64BIT
 139 #define CPLD_BASE_PHYS          0xfffdf0000ull
 140 #else
 141 #define CPLD_BASE_PHYS          CPLD_BASE
 142 #endif
 143
 144 #define CONFIG_SYS_BR3_PRELIM   (BR_PHYS_ADDR(CPLD_BASE_PHYS) | BR_PS_8 | BR_V)
 145 #define CONFIG_SYS_OR3_PRELIM   0xffffeff7      /* 32KB but only 4k mapped */
 146
 147 #define PIXIS_LBMAP_SWITCH      7
 148 #define PIXIS_LBMAP_MASK        0xf0
 149 #define PIXIS_LBMAP_SHIFT       4
 150 #define PIXIS_LBMAP_ALTBANK     0x40
 151
 152 #define CONFIG_SYS_FLASH_QUIET_TEST
 153 #define CONFIG_FLASH_SHOW_PROGRESS      45 /* count down from 45/5: 9..1 */
 154
 155 #define CONFIG_SYS_MAX_FLASH_BANKS      1               /* number of banks */
 156 #define CONFIG_SYS_MAX_FLASH_SECT       1024            /* sectors per device */
 157 #define CONFIG_SYS_FLASH_ERASE_TOUT     60000           /* Erase Timeout (ms) */
 158 #define CONFIG_SYS_FLASH_WRITE_TOUT     500             /* Write Timeout (ms) */
 159
 160 #define CONFIG_SYS_MONITOR_BASE         CONFIG_SYS_TEXT_BASE
 161
 162 #if defined(CONFIG_RAMBOOT_PBL)
 163 #define CONFIG_SYS_RAMBOOT
 164 #endif
 165
 166 #define CONFIG_NAND_FSL_ELBC
 167 /* Nand Flash */
 168 #ifdef CONFIG_NAND_FSL_ELBC
 169 #define CONFIG_SYS_NAND_BASE            0xffa00000
 170 #ifdef CONFIG_PHYS_64BIT
 171 #define CONFIG_SYS_NAND_BASE_PHYS       0xfffa00000ull
 172 #else
 173 #define CONFIG_SYS_NAND_BASE_PHYS       CONFIG_SYS_NAND_BASE
 174 #endif
 175
 176 #define CONFIG_SYS_NAND_BASE_LIST     {CONFIG_SYS_NAND_BASE}
 177 #define CONFIG_SYS_MAX_NAND_DEVICE      1
 178 #define CONFIG_SYS_NAND_BLOCK_SIZE    (128 * 1024)
 179
 180 /* NAND flash config */
 181 #define CONFIG_SYS_NAND_BR_PRELIM  (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
 182                                | (2<<BR_DECC_SHIFT)    /* Use HW ECC */ \
 183                                | BR_PS_8               /* Port Size = 8 bit */ \
 184                                | BR_MS_FCM             /* MSEL = FCM */ \
 185                                | BR_V)                 /* valid */
 186 #define CONFIG_SYS_NAND_OR_PRELIM  (0xFFFC0000        /* length 256K */ \
 187                                | OR_FCM_PGS            /* Large Page*/ \
 188                                | OR_FCM_CSCT \
 189                                | OR_FCM_CST \
 190                                | OR_FCM_CHT \
 191                                | OR_FCM_SCY_1 \
 192                                | OR_FCM_TRLX \
 193                                | OR_FCM_EHTR)
 194
 195 #ifdef CONFIG_MTD_RAW_NAND
 196 #define CONFIG_SYS_BR0_PRELIM  CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */
 197 #define CONFIG_SYS_OR0_PRELIM  CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
 198 #define CONFIG_SYS_BR1_PRELIM  CONFIG_SYS_FLASH_BR_PRELIM /* NOR Base Address */
 199 #define CONFIG_SYS_OR1_PRELIM  CONFIG_SYS_FLASH_OR_PRELIM /* NOR Options */
 200 #else
 201 #define CONFIG_SYS_BR0_PRELIM  CONFIG_SYS_FLASH_BR_PRELIM /* NOR Base Address */
 202 #define CONFIG_SYS_OR0_PRELIM  CONFIG_SYS_FLASH_OR_PRELIM /* NOR Options */
 203 #define CONFIG_SYS_BR1_PRELIM  CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */
 204 #define CONFIG_SYS_OR1_PRELIM  CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
 205 #endif
 206 #else
 207 #define CONFIG_SYS_BR0_PRELIM  CONFIG_SYS_FLASH_BR_PRELIM /* NOR Base Address */
 208 #define CONFIG_SYS_OR0_PRELIM  CONFIG_SYS_FLASH_OR_PRELIM /* NOR Options */
 209 #endif /* CONFIG_NAND_FSL_ELBC */
 210
 211 #define CONFIG_SYS_FLASH_EMPTY_INFO
 212 #define CONFIG_SYS_FLASH_AMD_CHECK_DQ7
 213 #define CONFIG_SYS_FLASH_BANKS_LIST     {CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000}
 214
 215 #define CONFIG_HWCONFIG
 216
 217 /* define to use L1 as initial stack */
 218 #define CONFIG_L1_INIT_RAM
 219 #define CONFIG_SYS_INIT_RAM_LOCK
 220 #define CONFIG_SYS_INIT_RAM_ADDR        0xffd00000      /* Initial L1 address */
 221 #ifdef CONFIG_PHYS_64BIT
 222 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf
 223 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR
 224 /* The assembler doesn't like typecast */
 225 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
 226         ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
 227           CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
 228 #else
 229 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS   CONFIG_SYS_INIT_RAM_ADDR
 230 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0
 231 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR_PHYS
 232 #endif
 233 #define CONFIG_SYS_INIT_RAM_SIZE        0x00004000
 234
 235 #define CONFIG_SYS_GBL_DATA_OFFSET      (CONFIG_SYS_INIT_RAM_SIZE - \
 236                                         GENERATED_GBL_DATA_SIZE)
 237 #define CONFIG_SYS_INIT_SP_OFFSET       CONFIG_SYS_GBL_DATA_OFFSET
 238
 239 #define CONFIG_SYS_MONITOR_LEN          (768 * 1024)
 240 #define CONFIG_SYS_MALLOC_LEN           (1024 * 1024)
 241
 242 /* Serial Port - controlled on board with jumper J8
 243  * open - index 2
 244  * shorted - index 1
 245  */
 246 #define CONFIG_SYS_NS16550_SERIAL
 247 #define CONFIG_SYS_NS16550_REG_SIZE     1
 248 #define CONFIG_SYS_NS16550_CLK          (get_bus_freq(0)/2)
 249
 250 #define CONFIG_SYS_BAUDRATE_TABLE       \
 251         {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
 252
 253 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500)
 254 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600)
 255 #define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500)
 256 #define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600)
 257
 258 /* I2C */
 259 #if CONFIG_IS_ENABLED(DM_I2C)
 260 #define CONFIG_I2C_SET_DEFAULT_BUS_NUM
 261 #define CONFIG_I2C_DEFAULT_BUS_NUMBER   0
 262 #endif
 263
 264
 265 /*
 266  * RapidIO
 267  */
 268 #define CONFIG_SYS_SRIO1_MEM_VIRT       0xa0000000
 269 #ifdef CONFIG_PHYS_64BIT
 270 #define CONFIG_SYS_SRIO1_MEM_PHYS       0xc20000000ull
 271 #else
 272 #define CONFIG_SYS_SRIO1_MEM_PHYS       0xa0000000
 273 #endif
 274 #define CONFIG_SYS_SRIO1_MEM_SIZE       0x10000000      /* 256M */
 275
 276 #define CONFIG_SYS_SRIO2_MEM_VIRT       0xb0000000
 277 #ifdef CONFIG_PHYS_64BIT
 278 #define CONFIG_SYS_SRIO2_MEM_PHYS       0xc30000000ull
 279 #else
 280 #define CONFIG_SYS_SRIO2_MEM_PHYS       0xb0000000
 281 #endif
 282 #define CONFIG_SYS_SRIO2_MEM_SIZE       0x10000000      /* 256M */
 283
 284 /*
 285  * for slave u-boot IMAGE instored in master memory space,
 286  * PHYS must be aligned based on the SIZE
 287  */
 288 #define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_PHYS 0xfef200000ull
 289 #define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS1 0xfff00000ull
 290 #define CONFIG_SRIO_PCIE_BOOT_IMAGE_SIZE 0x100000       /* 1M */
 291 #define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS2 0x3fff00000ull
 292 /*
 293  * for slave UCODE and ENV instored in master memory space,
 294  * PHYS must be aligned based on the SIZE
 295  */
 296 #define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_PHYS 0xfef100000ull
 297 #define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_BUS 0x3ffe00000ull
 298 #define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_SIZE 0x40000    /* 256K */
 299
 300 /* slave core release by master*/
 301 #define CONFIG_SRIO_PCIE_BOOT_BRR_OFFSET 0xe00e4
 302 #define CONFIG_SRIO_PCIE_BOOT_RELEASE_MASK 0x00000001 /* release core 0 */
 303
 304 /*
 305  * SRIO_PCIE_BOOT - SLAVE
 306  */
 307 #ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
 308 #define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR 0xFFE00000
 309 #define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR_PHYS \
 310                 (0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR)
 311 #endif
 312
 313 /*
 314  * eSPI - Enhanced SPI
 315  */
 316
 317 /*
 318  * General PCI
 319  * Memory space is mapped 1-1, but I/O space must start from 0.
 320  */
 321
 322 /* controller 1, direct to uli, tgtid 3, Base address 20000 */
 323 #define CONFIG_SYS_PCIE1_MEM_VIRT       0x80000000
 324 #define CONFIG_SYS_PCIE1_MEM_PHYS       0xc00000000ull
 325 #define CONFIG_SYS_PCIE1_IO_VIRT        0xf8000000
 326 #define CONFIG_SYS_PCIE1_IO_PHYS        0xff8000000ull
 327
 328 /* controller 2, Slot 2, tgtid 2, Base address 201000 */
 329 #define CONFIG_SYS_PCIE2_MEM_VIRT       0xa0000000
 330 #define CONFIG_SYS_PCIE2_MEM_PHYS       0xc20000000ull
 331 #define CONFIG_SYS_PCIE2_IO_VIRT        0xf8010000
 332 #define CONFIG_SYS_PCIE2_IO_PHYS        0xff8010000ull
 333
 334 /* controller 3, Slot 1, tgtid 1, Base address 202000 */
 335 #define CONFIG_SYS_PCIE3_MEM_VIRT       0xc0000000
 336 #define CONFIG_SYS_PCIE3_MEM_PHYS       0xc40000000ull
 337 #define CONFIG_SYS_PCIE3_IO_VIRT        0xf8020000
 338 #define CONFIG_SYS_PCIE3_IO_PHYS        0xff8020000ull
 339
 340 /* Qman/Bman */
 341 #define CONFIG_SYS_BMAN_NUM_PORTALS     10
 342 #define CONFIG_SYS_BMAN_MEM_BASE        0xf4000000
 343 #ifdef CONFIG_PHYS_64BIT
 344 #define CONFIG_SYS_BMAN_MEM_PHYS        0xff4000000ull
 345 #else
 346 #define CONFIG_SYS_BMAN_MEM_PHYS        CONFIG_SYS_BMAN_MEM_BASE
 347 #endif
 348 #define CONFIG_SYS_BMAN_MEM_SIZE        0x00200000
 349 #define CONFIG_SYS_BMAN_SP_CENA_SIZE    0x4000
 350 #define CONFIG_SYS_BMAN_SP_CINH_SIZE    0x1000
 351 #define CONFIG_SYS_BMAN_CENA_BASE       CONFIG_SYS_BMAN_MEM_BASE
 352 #define CONFIG_SYS_BMAN_CENA_SIZE       (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
 353 #define CONFIG_SYS_BMAN_CINH_BASE       (CONFIG_SYS_BMAN_MEM_BASE + \
 354                                         CONFIG_SYS_BMAN_CENA_SIZE)
 355 #define CONFIG_SYS_BMAN_CINH_SIZE       (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
 356 #define CONFIG_SYS_BMAN_SWP_ISDR_REG    0xE08
 357 #define CONFIG_SYS_QMAN_NUM_PORTALS     10
 358 #define CONFIG_SYS_QMAN_MEM_BASE        0xf4200000
 359 #ifdef CONFIG_PHYS_64BIT
 360 #define CONFIG_SYS_QMAN_MEM_PHYS        0xff4200000ull
 361 #else
 362 #define CONFIG_SYS_QMAN_MEM_PHYS        CONFIG_SYS_QMAN_MEM_BASE
 363 #endif
 364 #define CONFIG_SYS_QMAN_MEM_SIZE        0x00200000
 365 #define CONFIG_SYS_QMAN_SP_CENA_SIZE    0x4000
 366 #define CONFIG_SYS_QMAN_SP_CINH_SIZE    0x1000
 367 #define CONFIG_SYS_QMAN_CENA_BASE       CONFIG_SYS_QMAN_MEM_BASE
 368 #define CONFIG_SYS_QMAN_CENA_SIZE       (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
 369 #define CONFIG_SYS_QMAN_CINH_BASE       (CONFIG_SYS_QMAN_MEM_BASE + \
 370                                         CONFIG_SYS_QMAN_CENA_SIZE)
 371 #define CONFIG_SYS_QMAN_CINH_SIZE       (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
 372 #define CONFIG_SYS_QMAN_SWP_ISDR_REG    0xE08
 373
 374 #define CONFIG_SYS_DPAA_FMAN
 375 #define CONFIG_SYS_DPAA_PME
 376 /* Default address of microcode for the Linux Fman driver */
 377 #if defined(CONFIG_SPIFLASH)
 378 /*
 379  * env is stored at 0x100000, sector size is 0x10000, ucode is stored after
 380  * env, so we got 0x110000.
 381  */
 382 #define CONFIG_SYS_FMAN_FW_ADDR 0x110000
 383 #elif defined(CONFIG_SDCARD)
 384 /*
 385  * PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is
 386  * about 825KB (1650 blocks), Env is stored after the image, and the env size is
 387  * 0x2000 (16 blocks), 8 + 1650 + 16 = 1674, enlarge it to 1680.
 388  */
 389 #define CONFIG_SYS_FMAN_FW_ADDR (512 * 1680)
 390 #elif defined(CONFIG_MTD_RAW_NAND)
 391 #define CONFIG_SYS_FMAN_FW_ADDR (8 * CONFIG_SYS_NAND_BLOCK_SIZE)
 392 #elif defined(CONFIG_SRIO_PCIE_BOOT_SLAVE)
 393 /*
 394  * Slave has no ucode locally, it can fetch this from remote. When implementing
 395  * in two corenet boards, slave's ucode could be stored in master's memory
 396  * space, the address can be mapped from slave TLB->slave LAW->
 397  * slave SRIO or PCIE outbound window->master inbound window->
 398  * master LAW->the ucode address in master's memory space.
 399  */
 400 #define CONFIG_SYS_FMAN_FW_ADDR 0xFFE00000
 401 #else
 402 #define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000
 403 #endif
 404 #define CONFIG_SYS_QE_FMAN_FW_LENGTH    0x10000
 405 #define CONFIG_SYS_FDT_PAD              (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
 406
 407 #ifdef CONFIG_PCI
 408 #define CONFIG_PCI_SCAN_SHOW            /* show pci devices on startup */
 409 #endif  /* CONFIG_PCI */
 410
 411 /* SATA */
 412 #define CONFIG_FSL_SATA_V2
 413
 414 #ifdef CONFIG_FSL_SATA_V2
 415 #define CONFIG_SYS_SATA_MAX_DEVICE      2
 416 #define CONFIG_SATA1
 417 #define CONFIG_SYS_SATA1                CONFIG_SYS_MPC85xx_SATA1_ADDR
 418 #define CONFIG_SYS_SATA1_FLAGS          FLAGS_DMA
 419 #define CONFIG_SATA2
 420 #define CONFIG_SYS_SATA2                CONFIG_SYS_MPC85xx_SATA2_ADDR
 421 #define CONFIG_SYS_SATA2_FLAGS          FLAGS_DMA
 422
 423 #define CONFIG_LBA48
 424 #endif
 425
 426 #ifdef CONFIG_FMAN_ENET
 427 #define CONFIG_SYS_FM1_DTSEC1_PHY_ADDR  0x2
 428 #define CONFIG_SYS_FM1_DTSEC2_PHY_ADDR  0x3
 429 #define CONFIG_SYS_FM1_DTSEC3_PHY_ADDR  0x4
 430 #define CONFIG_SYS_FM1_DTSEC4_PHY_ADDR  0x1
 431 #define CONFIG_SYS_FM1_DTSEC5_PHY_ADDR  0x0
 432
 433 #define CONFIG_SYS_FM1_DTSEC1_RISER_PHY_ADDR    0x1c
 434 #define CONFIG_SYS_FM1_DTSEC2_RISER_PHY_ADDR    0x1d
 435 #define CONFIG_SYS_FM1_DTSEC3_RISER_PHY_ADDR    0x1e
 436 #define CONFIG_SYS_FM1_DTSEC4_RISER_PHY_ADDR    0x1f
 437
 438 #define CONFIG_SYS_FM1_10GEC1_PHY_ADDR  0
 439
 440 #define CONFIG_SYS_TBIPA_VALUE  8
 441 #define CONFIG_ETHPRIME         "FM1@DTSEC1"
 442 #endif
 443
 444 /*
 445  * Environment
 446  */
 447 #define CONFIG_LOADS_ECHO               /* echo on for serial download */
 448 #define CONFIG_SYS_LOADS_BAUD_CHANGE    /* allow baudrate change */
 449
 450 /*
 451 * USB
 452 */
 453 #define CONFIG_HAS_FSL_DR_USB
 454 #define CONFIG_HAS_FSL_MPH_USB
 455
 456 #if defined(CONFIG_HAS_FSL_DR_USB) || defined(CONFIG_HAS_FSL_MPH_USB)
 457 #define CONFIG_USB_EHCI_FSL
 458 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
 459 #endif
 460
 461 #ifdef CONFIG_MMC
 462 #define CONFIG_SYS_FSL_ESDHC_ADDR       CONFIG_SYS_MPC85xx_ESDHC_ADDR
 463 #define CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT
 464 #endif
 465
 466 /*
 467  * Miscellaneous configurable options
 468  */
 469 #define CONFIG_SYS_LOAD_ADDR    0x2000000       /* default load address */
 470
 471 /*
 472  * For booting Linux, the board info and command line data
 473  * have to be in the first 64 MB of memory, since this is
 474  * the maximum mapped by the Linux kernel during initialization.
 475  */
 476 #define CONFIG_SYS_BOOTMAPSZ    (64 << 20)      /* Initial Memory for Linux */
 477 #define CONFIG_SYS_BOOTM_LEN    (64 << 20)      /* Increase max gunzip size */
 478
 479 #ifdef CONFIG_CMD_KGDB
 480 #define CONFIG_KGDB_BAUDRATE    230400  /* speed to run kgdb serial port */
 481 #endif
 482
 483 /*
 484  * Environment Configuration
 485  */
 486 #define CONFIG_ROOTPATH         "/opt/nfsroot"
 487 #define CONFIG_BOOTFILE         "uImage"
 488 #define CONFIG_UBOOTPATH        u-boot.bin
 489
 490 /* default location for tftp and bootm */
 491 #define CONFIG_LOADADDR         1000000
 492
 493 #define __USB_PHY_TYPE  utmi
 494
 495 #define CONFIG_EXTRA_ENV_SETTINGS                               \
 496         "hwconfig=fsl_ddr:ctlr_intlv=cacheline,"                \
 497         "bank_intlv=cs0_cs1\0"                                  \
 498         "netdev=eth0\0"                                         \
 499         "uboot=" __stringify(CONFIG_UBOOTPATH) "\0"                     \
 500         "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0"             \
 501         "tftpflash=tftpboot $loadaddr $uboot && "               \
 502         "protect off $ubootaddr +$filesize && "                 \
 503         "erase $ubootaddr +$filesize && "                       \
 504         "cp.b $loadaddr $ubootaddr $filesize && "               \
 505         "protect on $ubootaddr +$filesize && "                  \
 506         "cmp.b $loadaddr $ubootaddr $filesize\0"                \
 507         "consoledev=ttyS0\0"                                    \
 508         "usb_phy_type=" __stringify(__USB_PHY_TYPE) "\0"                \
 509         "usb_dr_mode=host\0"                                    \
 510         "ramdiskaddr=2000000\0"                                 \
 511         "ramdiskfile=p2041rdb/ramdisk.uboot\0"                  \
 512         "fdtaddr=1e00000\0"                                     \
 513         "fdtfile=p2041rdb/p2041rdb.dtb\0"                       \
 514         "bdev=sda3\0"
 515
 516 #define CONFIG_HDBOOT                                   \
 517         "setenv bootargs root=/dev/$bdev rw "           \
 518         "console=$consoledev,$baudrate $othbootargs;"   \
 519         "tftp $loadaddr $bootfile;"                     \
 520         "tftp $fdtaddr $fdtfile;"                       \
 521         "bootm $loadaddr - $fdtaddr"
 522
 523 #define CONFIG_NFSBOOTCOMMAND                   \
 524         "setenv bootargs root=/dev/nfs rw "     \
 525         "nfsroot=$serverip:$rootpath "          \
 526         "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
 527         "console=$consoledev,$baudrate $othbootargs;"   \
 528         "tftp $loadaddr $bootfile;"             \
 529         "tftp $fdtaddr $fdtfile;"               \
 530         "bootm $loadaddr - $fdtaddr"
 531
 532 #define CONFIG_RAMBOOTCOMMAND                           \
 533         "setenv bootargs root=/dev/ram rw "             \
 534         "console=$consoledev,$baudrate $othbootargs;"   \
 535         "tftp $ramdiskaddr $ramdiskfile;"               \
 536         "tftp $loadaddr $bootfile;"                     \
 537         "tftp $fdtaddr $fdtfile;"                       \
 538         "bootm $loadaddr $ramdiskaddr $fdtaddr"
 539
 540 #define CONFIG_BOOTCOMMAND              CONFIG_HDBOOT
 541
 542 #include <asm/fsl_secure_boot.h>
 543
 544 #endif  /* __CONFIG_H */