include/configs/MPC8360ERDK.h

   1 /*
   2  * Copyright (C) 2006 Freescale Semiconductor, Inc.
   3  *                    Dave Liu <daveliu@freescale.com>
   4  *
   5  * Copyright (C) 2007 Logic Product Development, Inc.
   6  *                    Peter Barada <peterb@logicpd.com>
   7  *
   8  * Copyright (C) 2007 MontaVista Software, Inc.
   9  *                    Anton Vorontsov <avorontsov@ru.mvista.com>
  10  *
  11  * This program is free software; you can redistribute it and/or
  12  * modify it under the terms of the GNU General Public License as
  13  * published by the Free Software Foundation; either version 2 of
  14  * the License, or (at your option) any later version.
  15  */
  16
  17 #ifndef __CONFIG_H
  18 #define __CONFIG_H
  19
  20 /*
  21  * High Level Configuration Options
  22  */
  23 #define CONFIG_E300             1 /* E300 family */
  24 #define CONFIG_QE               1 /* Has QE */
  25 #define CONFIG_MPC83xx          1 /* MPC83xx family */
  26 #define CONFIG_MPC8360          1 /* MPC8360 CPU specific */
  27 #define CONFIG_MPC8360ERDK      1 /* MPC8360ERDK board specific */
  28
  29 #define CONFIG_SYS_TEXT_BASE    0xFF800000
  30
  31 /*
  32  * System Clock Setup
  33  */
  34 #ifdef CONFIG_CLKIN_33MHZ
  35 #define CONFIG_83XX_CLKIN               33333333
  36 #define CONFIG_SYS_CLK_FREQ             33333333
  37 #define CONFIG_PCI_33M                          1
  38 #define HRCWL_CSB_TO_CLKIN_MPC8360ERDK  HRCWL_CSB_TO_CLKIN_10X1
  39 #else
  40 #define CONFIG_83XX_CLKIN               66000000
  41 #define CONFIG_SYS_CLK_FREQ             66000000
  42 #define CONFIG_PCI_66M                          1
  43 #define HRCWL_CSB_TO_CLKIN_MPC8360ERDK  HRCWL_CSB_TO_CLKIN_5X1
  44 #endif /* CONFIG_CLKIN_33MHZ */
  45
  46 /*
  47  * Hardware Reset Configuration Word
  48  */
  49 #define CONFIG_SYS_HRCW_LOW (\
  50         HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
  51         HRCWL_DDR_TO_SCB_CLK_1X1 |\
  52         HRCWL_CSB_TO_CLKIN_MPC8360ERDK |\
  53         HRCWL_CORE_TO_CSB_2X1 |\
  54         HRCWL_CE_TO_PLL_1X15)
  55
  56 #define CONFIG_SYS_HRCW_HIGH (\
  57         HRCWH_PCI_HOST |\
  58         HRCWH_PCI1_ARBITER_ENABLE |\
  59         HRCWH_PCICKDRV_ENABLE |\
  60         HRCWH_CORE_ENABLE |\
  61         HRCWH_FROM_0X00000100 |\
  62         HRCWH_BOOTSEQ_DISABLE |\
  63         HRCWH_SW_WATCHDOG_DISABLE |\
  64         HRCWH_ROM_LOC_LOCAL_16BIT |\
  65         HRCWH_SECONDARY_DDR_DISABLE |\
  66         HRCWH_BIG_ENDIAN |\
  67         HRCWH_LALE_EARLY)
  68
  69 /*
  70  * System IO Config
  71  */
  72 #define CONFIG_SYS_SICRH                0x00000000
  73 #define CONFIG_SYS_SICRL                0x40000000
  74
  75 #define CONFIG_BOARD_EARLY_INIT_R
  76
  77 /*
  78  * IMMR new address
  79  */
  80 #define CONFIG_SYS_IMMR         0xE0000000
  81
  82 /*
  83  * DDR Setup
  84  */
  85 #define CONFIG_SYS_DDR_BASE             0x00000000 /* DDR is system memory */
  86 #define CONFIG_SYS_SDRAM_BASE           CONFIG_SYS_DDR_BASE
  87 #define CONFIG_SYS_DDR_SDRAM_BASE       CONFIG_SYS_DDR_BASE
  88 #define CONFIG_SYS_DDR_SDRAM_CLK_CNTL   (DDR_SDRAM_CLK_CNTL_SS_EN \
  89                                         | DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05)
  90
  91 #define CONFIG_SYS_83XX_DDR_USES_CS0
  92
  93 #define CONFIG_DDR_ECC          /* support DDR ECC function */
  94 #define CONFIG_DDR_ECC_CMD      /* Use DDR ECC user commands */
  95
  96 /*
  97  * DDRCDR - DDR Control Driver Register
  98  */
  99 #define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_DHC_EN \
 100                                 | DDRCDR_ODT \
 101                                 | DDRCDR_Q_DRN)
 102                                 /* 0x80080001 */
 103
 104 #undef CONFIG_SPD_EEPROM        /* Do not use SPD EEPROM for DDR setup */
 105
 106 /*
 107  * Manually set up DDR parameters
 108  */
 109 #define CONFIG_DDR_II
 110 #define CONFIG_SYS_DDR_SIZE             256 /* MB */
 111 #define CONFIG_SYS_DDR_CS0_BNDS         0x0000000f
 112 #define CONFIG_SYS_DDR_CS0_CONFIG       (CSCONFIG_EN \
 113                                         | CSCONFIG_ROW_BIT_13 \
 114                                         | CSCONFIG_COL_BIT_10 \
 115                                         | CSCONFIG_ODT_WR_ONLY_CURRENT)
 116 #define CONFIG_SYS_DDR_SDRAM_CFG        (SDRAM_CFG_SDRAM_TYPE_DDR2 \
 117                                         | SDRAM_CFG_ECC_EN)
 118 #define CONFIG_SYS_DDR_SDRAM_CFG2       0x00001000
 119 #define CONFIG_SYS_DDR_CLK_CNTL         (DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05)
 120 #define CONFIG_SYS_DDR_INTERVAL         ((256 << SDRAM_INTERVAL_BSTOPRE_SHIFT) \
 121                                         | (1115 << SDRAM_INTERVAL_REFINT_SHIFT))
 122 #define CONFIG_SYS_DDR_MODE             0x47800432
 123 #define CONFIG_SYS_DDR_MODE2            0x8000c000
 124
 125 #define CONFIG_SYS_DDR_TIMING_0 ((2 << TIMING_CFG0_MRS_CYC_SHIFT) | \
 126                                  (9 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) | \
 127                                  (3 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) | \
 128                                  (3 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) | \
 129                                  (0 << TIMING_CFG0_WWT_SHIFT) | \
 130                                  (0 << TIMING_CFG0_RRT_SHIFT) | \
 131                                  (0 << TIMING_CFG0_WRT_SHIFT) | \
 132                                  (0 << TIMING_CFG0_RWT_SHIFT))
 133
 134 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_30) | \
 135                                  (2 << TIMING_CFG1_WRTORD_SHIFT) | \
 136                                  (2 << TIMING_CFG1_ACTTOACT_SHIFT) | \
 137                                  (3 << TIMING_CFG1_WRREC_SHIFT) | \
 138                                  (10 << TIMING_CFG1_REFREC_SHIFT) | \
 139                                  (3 << TIMING_CFG1_ACTTORW_SHIFT) | \
 140                                  (8 << TIMING_CFG1_ACTTOPRE_SHIFT) | \
 141                                  (3 << TIMING_CFG1_PRETOACT_SHIFT))
 142
 143 #define CONFIG_SYS_DDR_TIMING_2 ((9 << TIMING_CFG2_FOUR_ACT_SHIFT) | \
 144                                  (4 << TIMING_CFG2_CKE_PLS_SHIFT) | \
 145                                  (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) | \
 146                                  (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) | \
 147                                  (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) | \
 148                                  (0 << TIMING_CFG2_ADD_LAT_SHIFT) | \
 149                                  (0 << TIMING_CFG2_CPO_SHIFT))
 150
 151 #define CONFIG_SYS_DDR_TIMING_3 0x00000000
 152
 153 /*
 154  * Memory test
 155  */
 156 #undef CONFIG_SYS_DRAM_TEST             /* memory test, takes time */
 157 #define CONFIG_SYS_MEMTEST_START        0x00000000 /* memtest region */
 158 #define CONFIG_SYS_MEMTEST_END          0x00100000
 159
 160 /*
 161  * The reserved memory
 162  */
 163 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
 164 #define CONFIG_SYS_FLASH_BASE           0xFF800000 /* FLASH base address */
 165
 166 #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
 167 #define CONFIG_SYS_RAMBOOT
 168 #else
 169 #undef  CONFIG_SYS_RAMBOOT
 170 #endif
 171
 172 #define CONFIG_SYS_MONITOR_LEN  (384 * 1024) /* Reserve 384 kB for Mon */
 173 #define CONFIG_SYS_MALLOC_LEN   (256 * 1024) /* Reserved for malloc */
 174
 175 /*
 176  * Initial RAM Base Address Setup
 177  */
 178 #define CONFIG_SYS_INIT_RAM_LOCK        1
 179 #define CONFIG_SYS_INIT_RAM_ADDR        0xE6000000 /* Initial RAM address */
 180 #define CONFIG_SYS_INIT_RAM_SIZE        0x1000 /* Size of used area in RAM */
 181 #define CONFIG_SYS_GBL_DATA_OFFSET      \
 182                         (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
 183
 184 /*
 185  * Local Bus Configuration & Clock Setup
 186  */
 187 #define CONFIG_SYS_LCRR_DBYP    LCRR_DBYP
 188 #define CONFIG_SYS_LCRR_CLKDIV  LCRR_CLKDIV_4
 189 #define CONFIG_SYS_LBC_LBCR     0x00000000
 190
 191 /*
 192  * FLASH on the Local Bus
 193  */
 194 #define CONFIG_SYS_FLASH_CFI            /* use the Common Flash Interface */
 195 #define CONFIG_FLASH_CFI_DRIVER         /* use the CFI driver */
 196 #define CONFIG_SYS_FLASH_SIZE           8 /* max FLASH size is 32M */
 197 #define CONFIG_SYS_FLASH_PROTECTION     1 /* Use intel Flash protection. */
 198
 199                                         /* Window base at flash base */
 200 #define CONFIG_SYS_LBLAWBAR0_PRELIM     CONFIG_SYS_FLASH_BASE
 201 #define CONFIG_SYS_LBLAWAR0_PRELIM      (LBLAWAR_EN | LBLAWAR_32MB)
 202
 203 #define CONFIG_SYS_BR0_PRELIM   (CONFIG_SYS_FLASH_BASE \
 204                                 | BR_PS_16      /* 16 bit port */ \
 205                                 | BR_MS_GPCM    /* MSEL = GPCM */ \
 206                                 | BR_V)         /* valid */
 207 #define CONFIG_SYS_OR0_PRELIM   (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \
 208                                 | OR_UPM_XAM \
 209                                 | OR_GPCM_CSNT \
 210                                 | OR_GPCM_ACS_DIV2 \
 211                                 | OR_GPCM_XACS \
 212                                 | OR_GPCM_SCY_15 \
 213                                 | OR_GPCM_TRLX_SET \
 214                                 | OR_GPCM_EHTR_SET \
 215                                 | OR_GPCM_EAD)
 216
 217 #define CONFIG_SYS_MAX_FLASH_BANKS      1 /* number of banks */
 218 #define CONFIG_SYS_MAX_FLASH_SECT       256 /* max sectors per device */
 219
 220 #undef  CONFIG_SYS_FLASH_CHECKSUM
 221
 222 /*
 223  * NAND flash on the local bus
 224  */
 225 #define CONFIG_SYS_NAND_BASE            0x60000000
 226 #define CONFIG_CMD_NAND         1
 227 #define CONFIG_NAND_FSL_UPM     1
 228 #define CONFIG_SYS_MAX_NAND_DEVICE      1
 229 #define CONFIG_MTD_NAND_VERIFY_WRITE
 230
 231 #define CONFIG_SYS_LBLAWBAR1_PRELIM     CONFIG_SYS_NAND_BASE
 232 /*
 233  * [RFC] Comment said 4KB window; code said 256MB window; OR1 says 64MB
 234  * ... What's correct?
 235  */
 236 #define CONFIG_SYS_LBLAWAR1_PRELIM      (LBLAWAR_EN | LBLAWAR_256MB)
 237
 238 /* Port size 8 bit, UPMA */
 239 #define CONFIG_SYS_BR1_PRELIM           (CONFIG_SYS_NAND_BASE \
 240                                         | BR_PS_8 \
 241                                         | BR_MS_UPMA \
 242                                         | BR_V)
 243                                         /* 0x60000881 */
 244 #define CONFIG_SYS_OR1_PRELIM           (OR_AM_64MB | OR_UPM_EAD)
 245                                         /* 0xFC000001 */
 246
 247 /*
 248  * Fujitsu MB86277 (MINT) graphics controller
 249  */
 250 #define CONFIG_SYS_VIDEO_BASE           0x70000000
 251
 252 #define CONFIG_SYS_LBLAWBAR2_PRELIM     CONFIG_SYS_VIDEO_BASE
 253 #define CONFIG_SYS_LBLAWAR2_PRELIM      (LBLAWAR_EN | LBLAWAR_64MB)
 254
 255 /* Port size 32 bit, UPMB */
 256 #define CONFIG_SYS_BR2_PRELIM   (CONFIG_SYS_VIDEO_BASE \
 257                                 | BR_PS_32 \
 258                                 | BR_MS_UPMB \
 259                                 | BR_V)
 260                                 /* 0x000018a1 */
 261 #define CONFIG_SYS_OR2_PRELIM   (OR_AM_64MB | OR_UPM_EAD)
 262                                 /* 0xFC000001 */
 263
 264 /*
 265  * Serial Port
 266  */
 267 #define CONFIG_CONS_INDEX       1
 268 #define CONFIG_SYS_NS16550
 269 #define CONFIG_SYS_NS16550_SERIAL
 270 #define CONFIG_SYS_NS16550_REG_SIZE     1
 271 #define CONFIG_SYS_NS16550_CLK          get_bus_freq(0)
 272
 273 #define CONFIG_SYS_BAUDRATE_TABLE  \
 274                 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
 275
 276 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
 277 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
 278
 279 #define CONFIG_CMDLINE_EDITING  1       /* add command line history */
 280 #define CONFIG_AUTO_COMPLETE            /* add autocompletion support */
 281 /* Use the HUSH parser */
 282 #define CONFIG_SYS_HUSH_PARSER
 283
 284 /* Pass open firmware flat tree */
 285 #define CONFIG_OF_LIBFDT        1
 286 #define CONFIG_OF_BOARD_SETUP   1
 287 #define CONFIG_OF_STDOUT_VIA_ALIAS
 288
 289 /* I2C */
 290 #define CONFIG_HARD_I2C         /* I2C with hardware support */
 291 #undef  CONFIG_SOFT_I2C         /* I2C bit-banged */
 292 #define CONFIG_FSL_I2C
 293 #define CONFIG_I2C_MULTI_BUS
 294 #define CONFIG_SYS_I2C_SPEED    400000  /* I2C speed and slave address */
 295 #define CONFIG_SYS_I2C_SLAVE    0x7F
 296 #define CONFIG_SYS_I2C_NOPROBES { {0, 0x52} } /* Don't probe these addrs */
 297 #define CONFIG_SYS_I2C_OFFSET   0x3000
 298 #define CONFIG_SYS_I2C2_OFFSET  0x3100
 299
 300 /*
 301  * General PCI
 302  * Addresses are mapped 1-1.
 303  */
 304 #define CONFIG_PCI
 305
 306 #define CONFIG_SYS_PCI1_MEM_BASE        0x80000000
 307 #define CONFIG_SYS_PCI1_MEM_PHYS        CONFIG_SYS_PCI1_MEM_BASE
 308 #define CONFIG_SYS_PCI1_MEM_SIZE        0x10000000 /* 256M */
 309 #define CONFIG_SYS_PCI1_MMIO_BASE       0x90000000
 310 #define CONFIG_SYS_PCI1_MMIO_PHYS       CONFIG_SYS_PCI1_MMIO_BASE
 311 #define CONFIG_SYS_PCI1_MMIO_SIZE       0x10000000 /* 256M */
 312 #define CONFIG_SYS_PCI1_IO_BASE         0xE0300000
 313 #define CONFIG_SYS_PCI1_IO_PHYS         0xE0300000
 314 #define CONFIG_SYS_PCI1_IO_SIZE         0x100000 /* 1M */
 315
 316 #ifdef CONFIG_PCI
 317 #define CONFIG_PCI_INDIRECT_BRIDGE
 318
 319 #define CONFIG_PCI_PNP          /* do pci plug-and-play */
 320
 321 #undef CONFIG_EEPRO100
 322 #undef CONFIG_PCI_SCAN_SHOW     /* show pci devices on startup */
 323 #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957   /* Freescale */
 324
 325 #endif  /* CONFIG_PCI */
 326
 327 /*
 328  * QE UEC ethernet configuration
 329  */
 330 #define CONFIG_UEC_ETH
 331 #define CONFIG_ETHPRIME         "UEC0"
 332
 333 #define CONFIG_UEC_ETH1         /* GETH1 */
 334
 335 #ifdef CONFIG_UEC_ETH1
 336 #define CONFIG_SYS_UEC1_UCC_NUM 0       /* UCC1 */
 337 #define CONFIG_SYS_UEC1_RX_CLK          QE_CLK_NONE
 338 #define CONFIG_SYS_UEC1_TX_CLK          QE_CLK9
 339 #define CONFIG_SYS_UEC1_ETH_TYPE        GIGA_ETH
 340 #define CONFIG_SYS_UEC1_PHY_ADDR        2
 341 #define CONFIG_SYS_UEC1_INTERFACE_TYPE  PHY_INTERFACE_MODE_RGMII_RXID
 342 #define CONFIG_SYS_UEC1_INTERFACE_SPEED 1000
 343 #endif
 344
 345 #define CONFIG_UEC_ETH2         /* GETH2 */
 346
 347 #ifdef CONFIG_UEC_ETH2
 348 #define CONFIG_SYS_UEC2_UCC_NUM 1       /* UCC2 */
 349 #define CONFIG_SYS_UEC2_RX_CLK          QE_CLK_NONE
 350 #define CONFIG_SYS_UEC2_TX_CLK          QE_CLK4
 351 #define CONFIG_SYS_UEC2_ETH_TYPE        GIGA_ETH
 352 #define CONFIG_SYS_UEC2_PHY_ADDR        4
 353 #define CONFIG_SYS_UEC2_INTERFACE_TYPE  PHY_INTERFACE_MODE_RGMII_RXID
 354 #define CONFIG_SYS_UEC2_INTERFACE_SPEED 1000
 355 #endif
 356
 357 /*
 358  * Environment
 359  */
 360
 361 #ifndef CONFIG_SYS_RAMBOOT
 362 #define CONFIG_ENV_IS_IN_FLASH  1
 363 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
 364 #define CONFIG_ENV_SECT_SIZE    0x20000 /* 128K(one sector) for env */
 365 #define CONFIG_ENV_SIZE         0x20000
 366 #else /* CONFIG_SYS_RAMBOOT */
 367 #define CONFIG_SYS_NO_FLASH     1       /* Flash is not usable now */
 368 #define CONFIG_ENV_IS_NOWHERE   1       /* Store ENV in memory only */
 369 #define CONFIG_ENV_ADDR         (CONFIG_SYS_MONITOR_BASE - 0x1000)
 370 #define CONFIG_ENV_SIZE         0x2000
 371 #endif /* CONFIG_SYS_RAMBOOT */
 372
 373 #define CONFIG_LOADS_ECHO       1       /* echo on for serial download */
 374 #define CONFIG_SYS_LOADS_BAUD_CHANGE    1       /* allow baudrate change */
 375
 376 /*
 377  * BOOTP options
 378  */
 379 #define CONFIG_BOOTP_BOOTFILESIZE
 380 #define CONFIG_BOOTP_BOOTPATH
 381 #define CONFIG_BOOTP_GATEWAY
 382 #define CONFIG_BOOTP_HOSTNAME
 383
 384
 385 /*
 386  * Command line configuration.
 387  */
 388 #include <config_cmd_default.h>
 389
 390 #define CONFIG_CMD_PING
 391 #define CONFIG_CMD_I2C
 392 #define CONFIG_CMD_ASKENV
 393 #define CONFIG_CMD_DHCP
 394
 395 #if defined(CONFIG_PCI)
 396 #define CONFIG_CMD_PCI
 397 #endif
 398
 399 #if defined(CONFIG_SYS_RAMBOOT)
 400 #undef CONFIG_CMD_SAVEENV
 401 #undef CONFIG_CMD_LOADS
 402 #endif
 403
 404 #undef CONFIG_WATCHDOG          /* watchdog disabled */
 405
 406 /*
 407  * Miscellaneous configurable options
 408  */
 409 #define CONFIG_SYS_LONGHELP             /* undef to save memory */
 410 #define CONFIG_SYS_LOAD_ADDR            0x2000000 /* default load address */
 411 #define CONFIG_SYS_PROMPT               "=> "   /* Monitor Command Prompt */
 412
 413 #if defined(CONFIG_CMD_KGDB)
 414         #define CONFIG_SYS_CBSIZE       1024 /* Console I/O Buffer Size */
 415 #else
 416         #define CONFIG_SYS_CBSIZE       256 /* Console I/O Buffer Size */
 417 #endif
 418
 419                                 /* Print Buffer Size */
 420 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
 421 #define CONFIG_SYS_MAXARGS      16      /* max number of command args */
 422                                 /* Boot Argument Buffer Size */
 423 #define CONFIG_SYS_BARGSIZE     CONFIG_SYS_CBSIZE
 424 #define CONFIG_SYS_HZ           1000    /* decrementer freq: 1ms ticks */
 425
 426 /*
 427  * For booting Linux, the board info and command line data
 428  * have to be in the first 256 MB of memory, since this is
 429  * the maximum mapped by the Linux kernel during initialization.
 430  */
 431 #define CONFIG_SYS_BOOTMAPSZ    (256 << 20) /* Initial Memory map for Linux */
 432
 433 /*
 434  * Core HID Setup
 435  */
 436 #define CONFIG_SYS_HID0_INIT    0x000000000
 437 #define CONFIG_SYS_HID0_FINAL   (HID0_ENABLE_MACHINE_CHECK | \
 438                                  HID0_ENABLE_INSTRUCTION_CACHE)
 439 #define CONFIG_SYS_HID2         HID2_HBE
 440
 441 /*
 442  * MMU Setup
 443  */
 444
 445 #define CONFIG_HIGH_BATS        1       /* High BATs supported */
 446
 447 /* DDR: cache cacheable */
 448 #define CONFIG_SYS_IBAT0L       (CONFIG_SYS_SDRAM_BASE \
 449                                 | BATL_PP_RW \
 450                                 | BATL_MEMCOHERENCE)
 451 #define CONFIG_SYS_IBAT0U       (CONFIG_SYS_SDRAM_BASE \
 452                                 | BATU_BL_256M \
 453                                 | BATU_VS \
 454                                 | BATU_VP)
 455 #define CONFIG_SYS_DBAT0L       CONFIG_SYS_IBAT0L
 456 #define CONFIG_SYS_DBAT0U       CONFIG_SYS_IBAT0U
 457
 458 /* IMMRBAR & PCI IO: cache-inhibit and guarded */
 459 #define CONFIG_SYS_IBAT1L       (CONFIG_SYS_IMMR \
 460                                 | BATL_PP_RW \
 461                                 | BATL_CACHEINHIBIT \
 462                                 | BATL_GUARDEDSTORAGE)
 463 #define CONFIG_SYS_IBAT1U       (CONFIG_SYS_IMMR \
 464                                 | BATU_BL_4M \
 465                                 | BATU_VS \
 466                                 | BATU_VP)
 467 #define CONFIG_SYS_DBAT1L       CONFIG_SYS_IBAT1L
 468 #define CONFIG_SYS_DBAT1U       CONFIG_SYS_IBAT1U
 469
 470 /* NAND: cache-inhibit and guarded */
 471 #define CONFIG_SYS_IBAT2L       (CONFIG_SYS_NAND_BASE \
 472                                 | BATL_PP_RW \
 473                                 | BATL_CACHEINHIBIT \
 474                                 | BATL_GUARDEDSTORAGE)
 475 #define CONFIG_SYS_IBAT2U       (CONFIG_SYS_NAND_BASE \
 476                                 | BATU_BL_64M \
 477                                 | BATU_VS \
 478                                 | BATU_VP)
 479 #define CONFIG_SYS_DBAT2L       CONFIG_SYS_IBAT2L
 480 #define CONFIG_SYS_DBAT2U       CONFIG_SYS_IBAT2U
 481
 482 /* FLASH: icache cacheable, but dcache-inhibit and guarded */
 483 #define CONFIG_SYS_IBAT3L       (CONFIG_SYS_FLASH_BASE \
 484                                 | BATL_PP_RW \
 485                                 | BATL_MEMCOHERENCE)
 486 #define CONFIG_SYS_IBAT3U       (CONFIG_SYS_FLASH_BASE \
 487                                 | BATU_BL_32M \
 488                                 | BATU_VS \
 489                                 | BATU_VP)
 490 #define CONFIG_SYS_DBAT3L       (CONFIG_SYS_FLASH_BASE \
 491                                 | BATL_PP_RW \
 492                                 | BATL_CACHEINHIBIT \
 493                                 | BATL_GUARDEDSTORAGE)
 494 #define CONFIG_SYS_DBAT3U       CONFIG_SYS_IBAT3U
 495
 496 /* Stack in dcache: cacheable, no memory coherence */
 497 #define CONFIG_SYS_IBAT4L       (CONFIG_SYS_INIT_RAM_ADDR \
 498                                 | BATL_PP_RW)
 499 #define CONFIG_SYS_IBAT4U       (CONFIG_SYS_INIT_RAM_ADDR \
 500                                 | BATU_BL_128K \
 501                                 | BATU_VS \
 502                                 | BATU_VP)
 503 #define CONFIG_SYS_DBAT4L       CONFIG_SYS_IBAT4L
 504 #define CONFIG_SYS_DBAT4U       CONFIG_SYS_IBAT4U
 505
 506 #define CONFIG_SYS_IBAT5L       (CONFIG_SYS_VIDEO_BASE \
 507                                 | BATL_PP_RW \
 508                                 | BATL_CACHEINHIBIT \
 509                                 | BATL_GUARDEDSTORAGE)
 510 #define CONFIG_SYS_IBAT5U       (CONFIG_SYS_VIDEO_BASE \
 511                                 | BATU_BL_64M \
 512                                 | BATU_VS \
 513                                 | BATU_VP)
 514 #define CONFIG_SYS_DBAT5L       CONFIG_SYS_IBAT5L
 515 #define CONFIG_SYS_DBAT5U       CONFIG_SYS_IBAT5U
 516
 517 #ifdef CONFIG_PCI
 518 /* PCI MEM space: cacheable */
 519 #define CONFIG_SYS_IBAT6L       (CONFIG_SYS_PCI1_MEM_PHYS \
 520                                 | BATL_PP_RW \
 521                                 | BATL_MEMCOHERENCE)
 522 #define CONFIG_SYS_IBAT6U       (CONFIG_SYS_PCI1_MEM_PHYS \
 523                                 | BATU_BL_256M \
 524                                 | BATU_VS \
 525                                 | BATU_VP)
 526 #define CONFIG_SYS_DBAT6L       CONFIG_SYS_IBAT6L
 527 #define CONFIG_SYS_DBAT6U       CONFIG_SYS_IBAT6U
 528 /* PCI MMIO space: cache-inhibit and guarded */
 529 #define CONFIG_SYS_IBAT7L       (CONFIG_SYS_PCI1_MMIO_PHYS \
 530                                 | BATL_PP_RW \
 531                                 | BATL_CACHEINHIBIT \
 532                                 | BATL_GUARDEDSTORAGE)
 533 #define CONFIG_SYS_IBAT7U       (CONFIG_SYS_PCI1_MMIO_PHYS \
 534                                 | BATU_BL_256M \
 535                                 | BATU_VS \
 536                                 | BATU_VP)
 537 #define CONFIG_SYS_DBAT7L       CONFIG_SYS_IBAT7L
 538 #define CONFIG_SYS_DBAT7U       CONFIG_SYS_IBAT7U
 539 #else /* CONFIG_PCI */
 540 #define CONFIG_SYS_IBAT6L       (0)
 541 #define CONFIG_SYS_IBAT6U       (0)
 542 #define CONFIG_SYS_IBAT7L       (0)
 543 #define CONFIG_SYS_IBAT7U       (0)
 544 #define CONFIG_SYS_DBAT6L       CONFIG_SYS_IBAT6L
 545 #define CONFIG_SYS_DBAT6U       CONFIG_SYS_IBAT6U
 546 #define CONFIG_SYS_DBAT7L       CONFIG_SYS_IBAT7L
 547 #define CONFIG_SYS_DBAT7U       CONFIG_SYS_IBAT7U
 548 #endif /* CONFIG_PCI */
 549
 550 #if defined(CONFIG_CMD_KGDB)
 551 #define CONFIG_KGDB_BAUDRATE    230400  /* speed of kgdb serial port */
 552 #define CONFIG_KGDB_SER_INDEX   2       /* which serial port to use */
 553 #endif
 554
 555 /*
 556  * Environment Configuration
 557  */
 558 #define CONFIG_ENV_OVERWRITE
 559
 560 #if defined(CONFIG_UEC_ETH)
 561 #define CONFIG_HAS_ETH0
 562 #define CONFIG_HAS_ETH1
 563 #define CONFIG_HAS_ETH2
 564 #define CONFIG_HAS_ETH3
 565 #endif
 566
 567 #define CONFIG_BAUDRATE 115200
 568
 569 #define CONFIG_LOADADDR a00000
 570 #define CONFIG_HOSTNAME mpc8360erdk
 571 #define CONFIG_BOOTFILE "uImage"
 572
 573 #define CONFIG_ROOTPATH         "/nfsroot/"
 574
 575 #define CONFIG_BOOTDELAY 2      /* -1 disables auto-boot */
 576 #undef  CONFIG_BOOTARGS         /* the boot command will set bootargs */
 577
 578 #define CONFIG_EXTRA_ENV_SETTINGS \
 579         "netdev=eth0\0"                                                 \
 580         "consoledev=ttyS0\0"                                            \
 581         "loadaddr=a00000\0"                                             \
 582         "fdtaddr=900000\0"                                              \
 583         "fdtfile=mpc836x_rdk.dtb\0"                                     \
 584         "fsfile=fs\0"                                                   \
 585         "ubootfile=u-boot.bin\0"                                        \
 586         "mtdparts=mtdparts=60000000.nand-flash:4096k(kernel),128k(dtb),"\
 587                                                         "-(rootfs)\0"   \
 588         "setbootargs=setenv bootargs console=$consoledev,$baudrate "    \
 589                 "$mtdparts panic=1\0"                                   \
 590         "adddhcpargs=setenv bootargs $bootargs ip=on\0"                 \
 591         "addnfsargs=setenv bootargs $bootargs ip=$ipaddr:$serverip:"    \
 592                 "$gatewayip:$netmask:$hostname:$netdev:off "            \
 593                 "root=/dev/nfs rw nfsroot=$serverip:$rootpath\0"        \
 594         "addnandargs=setenv bootargs $bootargs root=/dev/mtdblock3 "    \
 595                 "rootfstype=jffs2 rw\0"                                 \
 596         "tftp_get_uboot=tftp 100000 $ubootfile\0"                       \
 597         "tftp_get_kernel=tftp $loadaddr $bootfile\0"                    \
 598         "tftp_get_dtb=tftp $fdtaddr $fdtfile\0"                         \
 599         "tftp_get_fs=tftp c00000 $fsfile\0"                             \
 600         "nand_erase_kernel=nand erase 0 400000\0"                       \
 601         "nand_erase_dtb=nand erase 400000 20000\0"                      \
 602         "nand_erase_fs=nand erase 420000 3be0000\0"                     \
 603         "nand_write_kernel=nand write.jffs2 $loadaddr 0 400000\0"       \
 604         "nand_write_dtb=nand write.jffs2 $fdtaddr 400000 20000\0"       \
 605         "nand_write_fs=nand write.jffs2 c00000 420000 $filesize\0"      \
 606         "nand_read_kernel=nand read.jffs2 $loadaddr 0 400000\0"         \
 607         "nand_read_dtb=nand read.jffs2 $fdtaddr 400000 20000\0"         \
 608         "nor_reflash=protect off ff800000 ff87ffff ; "                  \
 609                 "erase ff800000 ff87ffff ; "                            \
 610                 "cp.b 100000 ff800000 $filesize\0"                      \
 611         "nand_reflash_kernel=run tftp_get_kernel nand_erase_kernel "    \
 612                 "nand_write_kernel\0"                                   \
 613         "nand_reflash_dtb=run tftp_get_dtb nand_erase_dtb nand_write_dtb\0"\
 614         "nand_reflash_fs=run tftp_get_fs nand_erase_fs nand_write_fs\0" \
 615         "nand_reflash=run nand_reflash_kernel nand_reflash_dtb "        \
 616                 "nand_reflash_fs\0"                                     \
 617         "boot_m=bootm $loadaddr - $fdtaddr\0"                           \
 618         "dhcpboot=dhcp ; run setbootargs adddhcpargs tftp_get_dtb boot_m\0"\
 619         "nfsboot=run setbootargs addnfsargs tftp_get_kernel tftp_get_dtb "\
 620                 "boot_m\0"                                              \
 621         "nandboot=run setbootargs addnandargs nand_read_kernel nand_read_dtb "\
 622                 "boot_m\0"                                              \
 623         ""
 624
 625 #define CONFIG_BOOTCOMMAND "run dhcpboot"
 626
 627 #endif /* __CONFIG_H */