include/configs/M54418TWR.h

   1 /* SPDX-License-Identifier: GPL-2.0+ */
   2 /*
   3  * Configuation settings for the Freescale MCF54418 TWR board.
   4  *
   5  * Copyright 2010-2012 Freescale Semiconductor, Inc.
   6  * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
   7  */
   8
   9 /*
  10  * board/config.h - configuration options, board specific
  11  */
  12
  13 #ifndef _M54418TWR_H
  14 #define _M54418TWR_H
  15
  16 /*
  17  * High Level Configuration Options
  18  * (easy to change)
  19  */
  20
  21 #define CONFIG_MCFUART
  22 #define CONFIG_SYS_UART_PORT            (0)
  23 #define CONFIG_SYS_BAUDRATE_TABLE       { 9600 , 19200 , 38400 , 57600, 115200 }
  24
  25 #define LDS_BOARD_TEXT                  board/freescale/m54418twr/sbf_dram_init.o (.text*)
  26
  27 #undef CONFIG_WATCHDOG
  28
  29 #define CONFIG_TIMESTAMP        /* Print image info with timestamp */
  30
  31 /*
  32  * BOOTP options
  33  */
  34 #define CONFIG_BOOTP_BOOTFILESIZE
  35
  36 /*
  37  * NAND FLASH
  38  */
  39 #ifdef CONFIG_CMD_NAND
  40 #define CONFIG_JFFS2_NAND
  41 #define CONFIG_NAND_FSL_NFC
  42 #define CONFIG_SYS_NAND_BASE            0xFC0FC000
  43 #define CONFIG_SYS_MAX_NAND_DEVICE      1
  44 #define NAND_MAX_CHIPS                  CONFIG_SYS_MAX_NAND_DEVICE
  45 #define CONFIG_SYS_NAND_SELECT_DEVICE
  46 #endif
  47
  48 /* Network configuration */
  49 #ifdef CONFIG_MCFFEC
  50 #define CONFIG_MII_INIT         1
  51 #define CONFIG_SYS_DISCOVER_PHY
  52 #define CONFIG_SYS_RX_ETH_BUFFER        2
  53 #define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  54 #define CONFIG_SYS_TX_ETH_BUFFER        2
  55 #define CONFIG_HAS_ETH1
  56
  57 #define CONFIG_ETHPRIME "FEC0"
  58 #define CONFIG_IPADDR           192.168.1.2
  59 #define CONFIG_NETMASK          255.255.255.0
  60 #define CONFIG_SERVERIP 192.168.1.1
  61 #define CONFIG_GATEWAYIP        192.168.1.1
  62
  63 #define CONFIG_SYS_FEC_BUF_USE_SRAM
  64 /* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */
  65 #ifndef CONFIG_SYS_DISCOVER_PHY
  66 #define FECDUPLEX       FULL
  67 #define FECSPEED        _100BASET
  68 #define LINKSTATUS      1
  69 #else
  70 #define LINKSTATUS      0
  71 #ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  72 #define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  73 #endif
  74 #endif                  /* CONFIG_SYS_DISCOVER_PHY */
  75 #endif
  76
  77 #define CONFIG_HOSTNAME         "M54418TWR"
  78
  79 #if defined(CONFIG_CF_SBF)
  80 /* ST Micro serial flash */
  81 #define CONFIG_SYS_LOAD_ADDR2           0x40010007
  82 #define CONFIG_EXTRA_ENV_SETTINGS               \
  83         "netdev=eth0\0"                         \
  84         "inpclk=" __stringify(CONFIG_SYS_INPUT_CLKSRC) "\0"     \
  85         "loadaddr=0x40010000\0"                 \
  86         "sbfhdr=sbfhdr.bin\0"                   \
  87         "uboot=u-boot.bin\0"                    \
  88         "load=tftp ${loadaddr} ${sbfhdr};"      \
  89         "tftp " __stringify(CONFIG_SYS_LOAD_ADDR2) " ${uboot} \0"       \
  90         "upd=run load; run prog\0"              \
  91         "prog=sf probe 0:1 1000000 3;"          \
  92         "sf erase 0 40000;"                     \
  93         "sf write ${loadaddr} 0 40000;"         \
  94         "save\0"                                \
  95         ""
  96 #elif defined(CONFIG_SYS_NAND_BOOT)
  97 #define CONFIG_EXTRA_ENV_SETTINGS               \
  98         "netdev=eth0\0"                         \
  99         "inpclk=" __stringify(CONFIG_SYS_INPUT_CLKSRC) "\0"     \
 100         "loadaddr=0x40010000\0"                 \
 101         "u-boot=u-boot.bin\0"                   \
 102         "load=tftp ${loadaddr} ${u-boot};\0"    \
 103         "upd=run load; run prog\0"              \
 104         "prog=nand device 0;"                   \
 105         "nand erase 0 40000;"                   \
 106         "nb_update ${loadaddr} ${filesize};"    \
 107         "save\0"                                \
 108         ""
 109 #else
 110 #define CONFIG_SYS_UBOOT_END    0x3FFFF
 111 #define CONFIG_EXTRA_ENV_SETTINGS               \
 112         "netdev=eth0\0"                         \
 113         "inpclk=" __stringify(CONFIG_SYS_INPUT_CLKSRC) "\0"     \
 114         "loadaddr=40010000\0"                   \
 115         "u-boot=u-boot.bin\0"                   \
 116         "load=tftp ${loadaddr) ${u-boot}\0"     \
 117         "upd=run load; run prog\0"              \
 118         "prog=prot off mram" " ;"       \
 119         "cp.b ${loadaddr} 0 ${filesize};"       \
 120         "save\0"                                \
 121         ""
 122 #endif
 123
 124 /* Realtime clock */
 125 #undef CONFIG_MCFRTC
 126 #define CONFIG_RTC_MCFRRTC
 127 #define CONFIG_SYS_MCFRRTC_BASE         0xFC0A8000
 128
 129 /* Timer */
 130 #define CONFIG_MCFTMR
 131 #undef CONFIG_MCFPIT
 132
 133 /* I2c */
 134 #undef CONFIG_SYS_FSL_I2C
 135 #undef  CONFIG_SYS_I2C_SOFT     /* I2C bit-banged */
 136 /* I2C speed and slave address  */
 137 #define CONFIG_SYS_I2C_SPEED            80000
 138 #define CONFIG_SYS_I2C_SLAVE            0x7F
 139 #define CONFIG_SYS_I2C_OFFSET           0x58000
 140 #define CONFIG_SYS_IMMR         CONFIG_SYS_MBAR
 141
 142 /* DSPI and Serial Flash */
 143 #define CONFIG_CF_DSPI
 144 #define CONFIG_SERIAL_FLASH
 145 #define CONFIG_SYS_SBFHDR_SIZE          0x7
 146
 147 /* Input, PCI, Flexbus, and VCO */
 148 #define CONFIG_EXTRA_CLOCK
 149
 150 #define CONFIG_PRAM                     2048    /* 2048 KB */
 151
 152 #define CONFIG_SYS_LOAD_ADDR            (CONFIG_SYS_SDRAM_BASE + 0x10000)
 153
 154 #define CONFIG_SYS_MBAR         0xFC000000
 155
 156 /*
 157  * Low Level Configuration Settings
 158  * (address mappings, register initial values, etc.)
 159  * You should know what you are doing if you make changes here.
 160  */
 161
 162 /*-----------------------------------------------------------------------
 163  * Definitions for initial stack pointer and data area (in DPRAM)
 164  */
 165 #define CONFIG_SYS_INIT_RAM_ADDR        0x80000000
 166 /* End of used area in internal SRAM */
 167 #define CONFIG_SYS_INIT_RAM_SIZE        0x10000
 168 #define CONFIG_SYS_INIT_RAM_CTRL        0x221
 169 #define CONFIG_SYS_GBL_DATA_OFFSET      ((CONFIG_SYS_INIT_RAM_SIZE - \
 170                                         GENERATED_GBL_DATA_SIZE) - 32)
 171 #define CONFIG_SYS_INIT_SP_OFFSET       CONFIG_SYS_GBL_DATA_OFFSET
 172 #define CONFIG_SYS_SBFHDR_DATA_OFFSET   (CONFIG_SYS_INIT_RAM_SIZE - 32)
 173
 174 /*-----------------------------------------------------------------------
 175  * Start addresses for the final memory configuration
 176  * (Set up by the startup code)
 177  * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
 178  */
 179 #define CONFIG_SYS_SDRAM_BASE           0x40000000
 180 #define CONFIG_SYS_SDRAM_SIZE           128     /* SDRAM size in MB */
 181
 182 #define CONFIG_SYS_MEMTEST_START        (CONFIG_SYS_SDRAM_BASE + 0x400)
 183 #define CONFIG_SYS_MEMTEST_END          ((CONFIG_SYS_SDRAM_SIZE - 3) << 20)
 184 #define CONFIG_SYS_DRAM_TEST
 185
 186 #if defined(CONFIG_CF_SBF) || defined(CONFIG_SYS_NAND_BOOT)
 187 #define CONFIG_SERIAL_BOOT
 188 #endif
 189
 190 #if defined(CONFIG_SERIAL_BOOT)
 191 #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_TEXT_BASE + 0x400)
 192 #else
 193 #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
 194 #endif
 195
 196 #define CONFIG_SYS_BOOTPARAMS_LEN       (64 * 1024)
 197 /* Reserve 256 kB for Monitor */
 198 #define CONFIG_SYS_MONITOR_LEN          (256 << 10)
 199 /* Reserve 256 kB for malloc() */
 200 #define CONFIG_SYS_MALLOC_LEN           (256 << 10)
 201
 202 /*
 203  * For booting Linux, the board info and command line data
 204  * have to be in the first 8 MB of memory, since this is
 205  * the maximum mapped by the Linux kernel during initialization ??
 206  */
 207 /* Initial Memory map for Linux */
 208 #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + \
 209                                 (CONFIG_SYS_SDRAM_SIZE << 20))
 210
 211 /* Configuration for environment
 212  * Environment is embedded in u-boot in the second sector of the flash
 213  */
 214
 215 #undef CONFIG_ENV_OVERWRITE
 216
 217 /* FLASH organization */
 218 #define CONFIG_SYS_FLASH_BASE           CONFIG_SYS_CS0_BASE
 219
 220 #ifdef CONFIG_SYS_FLASH_CFI
 221
 222 /* Max size that the board might have */
 223 #define CONFIG_SYS_FLASH_SIZE           0x1000000
 224 #define CONFIG_SYS_FLASH_CFI_WIDTH      FLASH_CFI_16BIT
 225 /* max number of memory banks */
 226 #define CONFIG_SYS_MAX_FLASH_BANKS      1
 227 /* max number of sectors on one chip */
 228 #define CONFIG_SYS_MAX_FLASH_SECT       270
 229 /* "Real" (hardware) sectors protection */
 230 #define CONFIG_SYS_FLASH_CHECKSUM
 231 #define CONFIG_SYS_FLASH_BANKS_LIST     { CONFIG_SYS_CS0_BASE }
 232 #else
 233 /* max number of sectors on one chip */
 234 #define CONFIG_SYS_MAX_FLASH_SECT       270
 235 /* max number of sectors on one chip */
 236 #define CONFIG_SYS_MAX_FLASH_BANKS      0
 237 #endif
 238
 239 /*
 240  * This is setting for JFFS2 support in u-boot.
 241  * NOTE: Enable CONFIG_CMD_JFFS2 for JFFS2 support.
 242  */
 243 #ifdef CONFIG_CMD_JFFS2
 244 #define CONFIG_JFFS2_DEV                "nand0"
 245 #define CONFIG_JFFS2_PART_OFFSET        (0x800000)
 246
 247 #endif
 248
 249 /* Cache Configuration */
 250 #define CONFIG_SYS_CACHELINE_SIZE       16
 251 #define ICACHE_STATUS                   (CONFIG_SYS_INIT_RAM_ADDR + \
 252                                          CONFIG_SYS_INIT_RAM_SIZE - 8)
 253 #define DCACHE_STATUS                   (CONFIG_SYS_INIT_RAM_ADDR + \
 254                                          CONFIG_SYS_INIT_RAM_SIZE - 4)
 255 #define CONFIG_SYS_ICACHE_INV           (CF_CACR_BCINVA + CF_CACR_ICINVA)
 256 #define CONFIG_SYS_DCACHE_INV           (CF_CACR_DCINVA)
 257 #define CONFIG_SYS_CACHE_ACR2           (CONFIG_SYS_SDRAM_BASE | \
 258                                          CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
 259                                          CF_ACR_EN | CF_ACR_SM_ALL)
 260 #define CONFIG_SYS_CACHE_ICACR          (CF_CACR_BEC | CF_CACR_IEC | \
 261                                          CF_CACR_ICINVA | CF_CACR_EUSP)
 262 #define CONFIG_SYS_CACHE_DCACR          ((CONFIG_SYS_CACHE_ICACR | \
 263                                          CF_CACR_DEC | CF_CACR_DDCM_P | \
 264                                          CF_CACR_DCINVA) & ~CF_CACR_ICINVA)
 265
 266 #define CACR_STATUS     (CONFIG_SYS_INIT_RAM_ADDR + \
 267                         CONFIG_SYS_INIT_RAM_SIZE - 12)
 268
 269 /*-----------------------------------------------------------------------
 270  * Memory bank definitions
 271  */
 272 /*
 273  * CS0 - NOR Flash 16MB
 274  * CS1 - Available
 275  * CS2 - Available
 276  * CS3 - Available
 277  * CS4 - Available
 278  * CS5 - Available
 279  */
 280
 281  /* Flash */
 282 #define CONFIG_SYS_CS0_BASE             0x00000000
 283 #define CONFIG_SYS_CS0_MASK             0x000F0101
 284 #define CONFIG_SYS_CS0_CTRL             0x00001D60
 285
 286 #endif                          /* _M54418TWR_H */