2 * Copyright (C) 2014-2015 Spreadtrum Communications Inc.
\r
4 * This file is dual-licensed: you can use it either under the terms
\r
5 * of the GPL or the X11 license, at your option. Note that this dual
\r
6 * licensing only applies to this file, and not this project as a
\r
11 //#ifndef __SCI_GLB_REGS_H__
\r
12 //#error "Don't include this file directly, Pls include sci_glb_regs.h"
\r
16 #ifndef __H_REGS_ADA_APB_RF_HEADFILE_H__
\r
17 #define __H_REGS_ADA_APB_RF_HEADFILE_H__ __FILE__
\r
19 #define REGS_ADA_APB_RF
\r
21 /* registers definitions for ADA_APB_RF */
\r
22 #define REG_ADA_APB_RF_APB_DAC_CTR0 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0000)
\r
23 #define REG_ADA_APB_RF_APB_DAC_CTR1 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0004)
\r
24 #define REG_ADA_APB_RF_APB_DAC_CTR2 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0008)
\r
25 #define REG_ADA_APB_RF_APB_DAC_CTR3 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x000C)
\r
26 #define REG_ADA_APB_RF_APB_DAC_CTR4 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0010)
\r
27 #define REG_ADA_APB_RF_APB_DAC_STS0 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0014)
\r
28 #define REG_ADA_APB_RF_APB_DAC_STS1 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0018)
\r
29 #define REG_ADA_APB_RF_APB_ADC0_CTR0 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x001C)
\r
30 #define REG_ADA_APB_RF_APB_ADC0_CTR1 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0020)
\r
31 #define REG_ADA_APB_RF_APB_ADC0_CTR2 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0024)
\r
32 #define REG_ADA_APB_RF_APB_ADC0_CTR3 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0028)
\r
33 #define REG_ADA_APB_RF_APB_CAL_CTR0 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0030)
\r
34 #define REG_ADA_APB_RF_APB_CAL_CTR1 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0034)
\r
35 #define REG_ADA_APB_RF_APB_CAL_CTR3 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x003C)
\r
36 #define REG_ADA_APB_RF_APB_CAL_STS0 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0044)
\r
37 #define REG_ADA_APB_RF_APB_CAL_STS1 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0048)
\r
38 #define REG_ADA_APB_RF_APB_ADA_CTRL0 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0054)
\r
39 #define REG_ADA_APB_RF_APB_ADA_CTRL1 SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0058)
\r
40 #define REG_ADA_APB_RF_APB_RX_GSM_DFT SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x005C)
\r
41 #define REG_ADA_APB_RF_APB_RX_3G_DFT SCI_ADDR(REGS_ADA_APB_RF_BASE, 0x0060)
\r
45 /* bits definitions for register REG_ADA_APB_RF_APB_DAC_CTR0 */
\r
46 #define BITS_DAC_PCTRL_1(_X_) ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)) )
\r
47 #define BIT_DAC_OUT_SEL_1 ( BIT(17) )
\r
48 #define BIT_DAC_CLK_SEL_1 ( BIT(16) )
\r
49 #define BITS_DAC_PCTRL_0(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
\r
50 #define BIT_DAC_OUT_SEL_0 ( BIT(1) )
\r
51 #define BIT_DAC_CLK_SEL_0 ( BIT(0) )
\r
53 /* bits definitions for register REG_ADA_APB_RF_APB_DAC_CTR1 */
\r
54 #define BITS_DAC_WD_OVR(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
\r
55 #define BITS_DAC_WADDR_OVR(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
\r
56 #define BIT_DAC_WLE_OVR ( BIT(2) )
\r
57 #define BIT_DAC_W_OVR_I_QN ( BIT(1) )
\r
58 #define BIT_DAC_W_OVR_EN ( BIT(0) )
\r
60 /* bits definitions for register REG_ADA_APB_RF_APB_DAC_CTR2 */
\r
61 #define BITS_DAC_RSV(_X_) ( (_X_) << 22 & (BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
\r
62 #define BIT_DAC_IQ_OUT_MSB_INV ( BIT(21) )
\r
63 #define BIT_DAC_IQ_IN_MSB_INV ( BIT(20) )
\r
64 #define BIT_DAC_OVR_EN_CAL ( BIT(19) )
\r
65 #define BIT_DAC_EN_OOSCAL ( BIT(18) )
\r
66 #define BIT_DAC_IQ_SWAP ( BIT(17) )
\r
67 #define BIT_DAC_CAL_START ( BIT(16) )
\r
68 #define BITS_DAC_OFFSETI(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
69 #define BITS_DAC_OFFSETQ(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
\r
71 /* bits definitions for register REG_ADA_APB_RF_APB_DAC_CTR3 */
\r
72 #define BITS_DAC_Q_DC(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
\r
73 #define BITS_DAC_I_DC(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
\r
75 /* bits definitions for register REG_ADA_APB_RF_APB_DAC_CTR4 */
\r
76 #define BITS_DAC_I_CAL(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
\r
77 #define BITS_DAC_Q_CAL(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
\r
79 /* bits definitions for register REG_ADA_APB_RF_APB_DAC_STS0 */
\r
80 #define BITS_DAC_WTI(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
\r
81 #define BITS_DAC_WTQ(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
83 /* bits definitions for register REG_ADA_APB_RF_APB_DAC_STS1 */
\r
84 #define BITS_DAC_DA_STATE(_X_) ( (_X_) << 17 & (BIT(17)|BIT(18)) )
\r
85 #define BIT_DAC_DONE ( BIT(16) )
\r
86 #define BITS_DAC_WQ_OVR(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
88 /* bits definitions for register REG_ADA_APB_RF_APB_ADC0_CTR0 */
\r
89 #define BITS_ADC0_CALRDOUT(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)) )
\r
90 #define BIT_ADC0_CAL_SOFT_RST ( BIT(10) )
\r
91 #define BIT_ADC0_CALRD ( BIT(9) )
\r
92 #define BIT_ADC0_CALEN ( BIT(8) )
\r
93 #define BITS_ADC0_CALADDR(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )
\r
95 /* bits definitions for register REG_ADA_APB_RF_APB_ADC0_CTR1 */
\r
96 #define BITS_ADC0_DLL_OUT(_X_) ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)) )
\r
97 #define BITS_ADC0_DLLOOF(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)) )
\r
98 #define BIT_ADC0_IQ_SWAP ( BIT(14) )
\r
99 #define BITS_ADC0_DLLIN(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
\r
100 #define BIT_ADC0_IQ_OUT_MSB_INV ( BIT(7) )
\r
101 #define BIT_ADC0_IQ_IN_MSB_INV ( BIT(6) )
\r
102 #define BIT_ADC0_DLL_SOFT_RST ( BIT(4) )
\r
103 #define BIT_ADC0_DLLWR ( BIT(3) )
\r
104 #define BIT_ADC0_DLLRD ( BIT(2) )
\r
105 #define BIT_ADC0_DLLEN ( BIT(1) )
\r
106 #define BIT_ADC0_DEBUG_EN ( BIT(0) )
\r
108 /* bits definitions for register REG_ADA_APB_RF_APB_ADC0_CTR2 */
\r
109 #define BITS_ADC0_RSV_0(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
\r
110 #define BIT_ADC0_DIG_CLK_SEL_0 ( BIT(11) )
\r
111 #define BIT_ADC0_VCM_SEL_0 ( BIT(10) )
\r
112 #define BITS_ADC0_DELAY_CAP_0(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)) )
\r
113 #define BITS_ADC0_BIT_SEL_0(_X_) ( (_X_) << 6 & (BIT(6)|BIT(7)) )
\r
114 #define BITS_ADC0_VREF_SEL_0(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)) )
\r
115 #define BITS_ADC0_VREF_BOOST_0(_X_) ( (_X_) << 2 & (BIT(2)|BIT(3)) )
\r
116 #define BITS_ADC0_QUANT_BOOST_0(_X_) ( (_X_) & (BIT(0)|BIT(1)) )
\r
118 /* bits definitions for register REG_ADA_APB_RF_APB_ADC0_CTR3 */
\r
119 #define BITS_ADC0_RSV_1(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
\r
120 #define BIT_ADC0_DIG_CLK_SEL_1 ( BIT(11) )
\r
121 #define BIT_ADC0_VCM_SEL_1 ( BIT(10) )
\r
122 #define BITS_ADC0_DELAY_CAP_1(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)) )
\r
123 #define BITS_ADC0_BIT_SEL_1(_X_) ( (_X_) << 6 & (BIT(6)|BIT(7)) )
\r
124 #define BITS_ADC0_VREF_SEL_1(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)) )
\r
125 #define BITS_ADC0_VREF_BOOST_1(_X_) ( (_X_) << 2 & (BIT(2)|BIT(3)) )
\r
126 #define BITS_ADC0_QUANT_BOOST_1(_X_) ( (_X_) & (BIT(0)|BIT(1)) )
\r
128 /* bits definitions for register REG_ADA_APB_RF_APB_CAL_CTR0 */
\r
129 #define BIT_LDO_EN_AUTO_EN ( BIT(27) )
\r
130 #define BIT_LDO_EN_FRC ( BIT(26) )
\r
131 #define BIT_BG_EN_AUTO_EN ( BIT(25) )
\r
132 #define BIT_BG_EN_FRC ( BIT(24) )
\r
133 #define BITS_ADC_CLK_CAL_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
\r
134 #define BITS_ADA_CAL_WAIT(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
135 #define BIT_CLK_ADA_CAL_EN ( BIT(6) )
\r
136 #define BIT_DAC_PD_CAL ( BIT(5) )
\r
137 #define BIT_ADC0_EN_CAL ( BIT(3) )
\r
138 #define BIT_ADC0_CAL ( BIT(1) )
\r
139 #define BIT_ADA_MODE_SEL ( BIT(0) )
\r
141 /* bits definitions for register REG_ADA_APB_RF_APB_CAL_CTR1 */
\r
142 #define BITS_ADC0_Q_DC(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
\r
143 #define BITS_ADC0_I_DC(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
\r
145 /* bits definitions for register REG_ADA_APB_RF_APB_CAL_CTR3 */
\r
146 #define BIT_ADA0_CAL_START ( BIT(0) )
\r
148 /* bits definitions for register REG_ADA_APB_RF_APB_CAL_STS0 */
\r
149 #define BIT_ADA0_CAL_DONE ( BIT(31) )
\r
150 #define BITS_ADC0_I_CAL_RESULT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
\r
152 /* bits definitions for register REG_ADA_APB_RF_APB_CAL_STS1 */
\r
153 #define BITS_ADC0_Q_CAL_RESULT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
\r
155 /* bits definitions for register REG_ADA_APB_RF_APB_ADA_CTRL0 */
\r
156 #define BITS_ADA_AUTO_CTRL(_X_) (_X_)
\r
158 /* bits definitions for register REG_ADA_APB_RF_APB_ADA_CTRL1 */
\r
159 #define BITS_ADA_FRC_CTRL(_X_) (_X_)
\r
161 /* bits definitions for register REG_ADA_APB_RF_APB_RX_GSM_DFT */
\r
162 #define BITS_RX_GSM_DFT_Q(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
\r
163 #define BITS_RX_GSM_DFT_I(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
\r
165 /* bits definitions for register REG_ADA_APB_RF_APB_RX_3G_DFT */
\r
166 #define BITS_RX_3G_DFT_Q(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
\r
167 #define BITS_RX_3G_DFT_I(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
\r