Upload Tizen:Base source
[framework/base/util-linux-ng.git] / tests / expected / lscpu / lscpu-ia64-pg0
1 CPU(s):                16
2 Thread(s) per core:    1
3 Core(s) per socket:    2
4 CPU socket(s):         8
5 NUMA node(s):          2
6 Vendor ID:             GenuineIntel
7 CPU family:            Itanium 2
8 Model:                 0
9 CPU MHz:               1418.000227
10 L1d cache:             16K
11 L1i cache:             16K
12 L2d cache:             256K
13 L2i cache:             1024K
14 L3 cache:              6144K
15
16 # The following is the parsable format, which can be fed to other
17 # programs. Each different item in every column has an unique ID
18 # starting from zero.
19 # CPU,Core,Socket,Node,,L1d,L1i,L2d,L2i,L3
20 0,0,0,0,,0,0,0,0,0
21 1,1,0,0,,1,1,1,0,0
22 2,2,1,0,,2,2,2,1,1
23 3,3,1,0,,3,3,3,1,1
24 4,4,2,0,,4,4,4,2,2
25 5,5,2,0,,5,5,5,2,2
26 6,6,3,0,,6,6,6,3,3
27 7,7,3,0,,7,7,7,3,3
28 8,8,4,1,,8,8,8,4,4
29 9,9,4,1,,9,9,9,4,4
30 10,10,5,1,,10,10,10,5,5
31 11,11,5,1,,11,11,11,5,5
32 12,12,6,1,,12,12,12,6,6
33 13,13,6,1,,13,13,13,6,6
34 14,14,7,1,,14,14,14,7,7
35 15,15,7,1,,15,15,15,7,7