Upload Tizen:Base source
[framework/base/util-linux-ng.git] / tests / expected / lscpu / lscpu-ia64-hpmatterhorn
1 CPU(s):                8
2 Thread(s) per core:    1
3 Core(s) per socket:    1
4 CPU socket(s):         8
5 NUMA node(s):          3
6 Vendor ID:             GenuineIntel
7 CPU family:            Itanium 2
8 Model:                 1
9 CPU MHz:               1300.000000
10 L1d cache:             16K
11 L1i cache:             16K
12 L2 cache:              256K
13 L3 cache:              3072K
14
15 # The following is the parsable format, which can be fed to other
16 # programs. Each different item in every column has an unique ID
17 # starting from zero.
18 # CPU,Core,Socket,Node,,L1d,L1i,L2,L3
19 0,0,0,0,,0,0,0,0
20 1,1,1,0,,1,1,1,1
21 2,2,2,0,,2,2,2,2
22 3,3,3,0,,3,3,3,3
23 4,4,4,1,,4,4,4,4
24 5,5,5,1,,5,5,5,5
25 6,6,6,1,,6,6,6,6
26 7,7,7,1,,7,7,7,7