Upload Tizen:Base source
[framework/base/util-linux-ng.git] / tests / expected / lscpu / lscpu-i386-intels5000phb
1 CPU(s):                8
2 Thread(s) per core:    1
3 Core(s) per socket:    4
4 CPU socket(s):         2
5 Vendor ID:             GenuineIntel
6 CPU family:            6
7 Model:                 15
8 Stepping:              7
9 CPU MHz:               1596.044
10 Virtualization:        VT-x
11 L1d cache:             32K
12 L1i cache:             32K
13 L2 cache:              4096K
14
15 # The following is the parsable format, which can be fed to other
16 # programs. Each different item in every column has an unique ID
17 # starting from zero.
18 # CPU,Core,Socket,Node,,L1d,L1i,L2
19 0,0,0,,,0,0,0
20 1,1,0,,,1,1,0
21 2,2,0,,,2,2,1
22 3,3,0,,,3,3,1
23 4,4,1,,,4,4,2
24 5,5,1,,,5,5,2
25 6,6,1,,,6,6,3
26 7,7,1,,,7,7,3