Upload Tizen:Base source
[external/gdb.git] / sim / testsuite / sim / frv / subcc.cgs
1 # frv testcase for subcc $GRi,$GRj,$GRk
2 # mach: all
3
4         .include "testutils.inc"
5
6         start
7
8         .global subcc
9 subcc:
10         set_gr_immed    1,gr7
11         set_gr_immed    2,gr8
12         set_icc         0x0f,0          ; Set mask opposite of expected
13         subcc           gr8,gr7,gr8,icc0
14         test_icc        0 0 0 0 icc0
15         test_gr_immed   1,gr8
16
17         set_gr_immed    1,gr7
18         set_gr_limmed   0x8000,0x0000,gr8
19         set_icc         0x0d,0          ; Set mask opposite of expected
20         subcc           gr8,gr7,gr8,icc0
21         test_icc        0 0 1 0 icc0
22         test_gr_limmed  0x7fff,0xffff,gr8
23
24         set_icc         0x0b,0          ; Set mask opposite of expected
25         subcc           gr8,gr8,gr8,icc0
26         test_icc        0 1 0 0 icc0
27         test_gr_immed   0,gr8
28
29         set_icc         0x06,0          ; Set mask opposite of expected
30         subcc           gr8,gr7,gr8,icc0
31         test_icc        1 0 0 1 icc0
32         test_gr_limmed  0xffff,0xffff,gr8
33
34         pass