Upload Tizen:Base source
[external/gdb.git] / sim / testsuite / sim / frv / nldshu.cgs
1 # frv testcase for nldshu @($GRi,$GRj),$GRk
2 # mach: frv
3
4         .include "testutils.inc"
5
6         start
7
8         .global nldshu
9 nldshu:
10         set_mem_limmed  0xdead,0xbeef,sp
11         set_gr_limmed   0xbeef,0xdead,gr8
12
13         set_gr_gr       sp,gr9
14         set_gr_immed    0,gr7
15         nldshu          @(sp,gr7),gr8
16         test_gr_limmed  0xffff,0xdead,gr8
17         test_gr_gr      sp,gr9
18         test_spr_limmed 0x8860,0x0001,nesr0
19         test_spr_gr     neear0,gr9
20         test_spr_limmed 0x0000,0x0000,gner1
21         test_spr_limmed 0x0000,0x0000,gner0
22
23         inc_gr_immed    2,gr9
24         set_gr_immed    2,gr7
25         nldshu          @(sp,gr7),gr8
26         test_gr_limmed  0xffff,0xbeef,gr8
27         test_gr_gr      sp,gr9
28         test_spr_limmed 0x8860,0x0401,nesr1
29         test_spr_gr     neear1,gr9
30         test_spr_limmed 0x0000,0x0000,gner1
31         test_spr_limmed 0x0000,0x0000,gner0
32
33         inc_gr_immed    -2,sp
34         set_mem_limmed  0xffff,0x0000,sp
35         inc_gr_immed    4,sp
36         set_gr_immed    -2,gr7
37         nldshu          @(sp,gr7),gr8
38         test_gr_immed   0,gr8
39         test_gr_gr      sp,gr9
40         test_spr_limmed 0x8860,0x0801,nesr2
41         test_spr_gr     neear2,gr9
42         test_spr_limmed 0x0000,0x0000,gner1
43         test_spr_limmed 0x0000,0x0000,gner0
44
45         inc_gr_immed    -2,sp
46         set_mem_limmed  0x0000,0xdead,sp
47         set_gr_immed    2,gr7
48         nldshu          @(sp,gr7),sp
49         test_gr_limmed  0xffff,0xdead,sp
50         test_spr_limmed 0x8160,0x0c01,nesr3
51         test_spr_gr     neear3,gr9
52         test_spr_limmed 0x0000,0x0000,gner1
53         test_spr_limmed 0x0000,0x0000,gner0
54
55         pass