Upload Tizen:Base source
[external/gdb.git] / sim / testsuite / sim / frv / fble.cgs
1 # frv testcase for fble $FCCi,$hint,$label16
2 # mach: all
3
4         .include "testutils.inc"
5
6         start
7
8         .global fble
9 fble:
10         set_fcc         0x0 0
11         fble            fcc0,0,bad
12         set_fcc         0x1 1
13         fble            fcc1,1,bad
14         set_fcc         0x2 2
15         fble            fcc2,2,bad
16         set_fcc         0x3 3
17         fble            fcc3,3,bad
18         set_fcc         0x4 0
19         fble            fcc0,0,ok5
20         fail
21 ok5:
22         set_fcc         0x5 1
23         fble            fcc1,1,ok6
24         fail
25 ok6:
26         set_fcc         0x6 2
27         fble            fcc2,2,ok7
28         fail
29 ok7:
30         set_fcc         0x7 3
31         fble            fcc3,3,ok8
32         fail
33 ok8:
34         set_fcc         0x8 0
35         fble            fcc0,0,ok9
36         fail
37 ok9:
38         set_fcc         0x9 1
39         fble            fcc1,1,oka
40         fail
41 oka:
42         set_fcc         0xa 2
43         fble            fcc2,2,okb
44         fail
45 okb:
46         set_fcc         0xb 3
47         fble            fcc3,3,okc
48         fail
49 okc:
50         set_fcc         0xc 0
51         fble            fcc0,0,okd
52         fail
53 okd:
54         set_fcc         0xd 1
55         fble            fcc1,1,oke
56         fail
57 oke:
58         set_fcc         0xe 2
59         fble            fcc2,2,okf
60         fail
61 okf:
62         set_fcc         0xf 3
63         fble            fcc3,3,okg
64         fail
65 okg:
66
67         pass
68 bad:
69         fail