Issue memory fence message to assure memory ordering on Ivb/Hsw