projects
/
platform
/
kernel
/
u-boot.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
m68k: rename CONFIG_MCFTMR to CFG_MCFTMR
[platform/kernel/u-boot.git]
/
include
/
configs
/
pico-imx8mq.h
diff --git
a/include/configs/pico-imx8mq.h
b/include/configs/pico-imx8mq.h
index
a587570
..
be31f8a
100644
(file)
--- a/
include/configs/pico-imx8mq.h
+++ b/
include/configs/pico-imx8mq.h
@@
-9,25
+9,22
@@
#include <linux/sizes.h>
#include <asm/arch/imx-regs.h>
#include <linux/sizes.h>
#include <asm/arch/imx-regs.h>
-#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
-
#ifdef CONFIG_SPL_BUILD
/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
#ifdef CONFIG_SPL_BUILD
/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
-#define CONFIG_SYS_SPL_PTE_RAM_BASE 0x41580000
/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
-#define C
ONFIG_MALLOC_F_ADDR
0x182000
+#define C
FG_MALLOC_F_ADDR
0x182000
/* For RAW image gives a error info not panic */
#endif
/* ENET Config */
/* ENET1 */
#if defined(CONFIG_CMD_NET)
/* For RAW image gives a error info not panic */
#endif
/* ENET Config */
/* ENET1 */
#if defined(CONFIG_CMD_NET)
-#define C
ONFIG_FEC_MXC_PHYADDR
1
+#define C
FG_FEC_MXC_PHYADDR
1
#endif
/* Initial environment variables */
#endif
/* Initial environment variables */
-#define C
ONFIG_EXTRA_ENV_SETTINGS
\
+#define C
FG_EXTRA_ENV_SETTINGS
\
"script=boot.scr\0" \
"image=Image\0" \
"console=ttymxc0,115200\0" \
"script=boot.scr\0" \
"image=Image\0" \
"console=ttymxc0,115200\0" \
@@
-65,19
+62,17
@@
/* Link Definitions */
/* Link Definitions */
-#define C
ONFIG_SYS_INIT_RAM_ADDR
0x40000000
-#define C
ONFIG_SYS_INIT_RAM_SIZE
0x80000
+#define C
FG_SYS_INIT_RAM_ADDR
0x40000000
+#define C
FG_SYS_INIT_RAM_SIZE
0x80000
-#define C
ONFIG_SYS_SDRAM_BASE
0x40000000
+#define C
FG_SYS_SDRAM_BASE
0x40000000
#define PHYS_SDRAM 0x40000000
#define PHYS_SDRAM_SIZE 0x80000000 /* 2 GiB DDR */
#define PHYS_SDRAM 0x40000000
#define PHYS_SDRAM_SIZE 0x80000000 /* 2 GiB DDR */
-#define CONFIG_MXC_UART_BASE UART_BASE_ADDR(1)
-
-#define CONFIG_SYS_FSL_USDHC_NUM 2
-#define CONFIG_SYS_FSL_ESDHC_ADDR 0
+#define CFG_MXC_UART_BASE UART_BASE_ADDR(1)
-#define CONFIG_SYS_BOOTM_LEN SZ_128M
+#define CFG_SYS_FSL_USDHC_NUM 2
+#define CFG_SYS_FSL_ESDHC_ADDR 0
#endif
#endif