1 /* Copyright (C) 2003 Jean-Marc Valin */
4 @brief ARM-tuned fixed-point operations
7 Redistribution and use in source and binary forms, with or without
8 modification, are permitted provided that the following conditions
11 - Redistributions of source code must retain the above copyright
12 notice, this list of conditions and the following disclaimer.
14 - Redistributions in binary form must reproduce the above copyright
15 notice, this list of conditions and the following disclaimer in the
16 documentation and/or other materials provided with the distribution.
18 - Neither the name of the Xiph.org Foundation nor the names of its
19 contributors may be used to endorse or promote products derived from
20 this software without specific prior written permission.
22 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
23 ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
24 LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
25 A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR
26 CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
27 EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
28 PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
29 PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
30 LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
31 NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
32 SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 static inline spx_word32_t
40 MULT16_16 (spx_word16_t x, spx_word16_t y)
43 asm ("smulbb %0,%1,%2;\n":"=&r" (res)
49 static inline spx_word32_t
50 MAC16_16 (spx_word32_t a, spx_word16_t x, spx_word32_t y)
53 asm ("smlabb %0,%1,%2,%3;\n":"=&r" (res)
54 : "%r" (x), "r" (y), "r" (a));
59 static inline spx_word32_t
60 MULT16_32_Q15 (spx_word16_t x, spx_word32_t y)
63 asm ("smulwb %0,%1,%2;\n":"=&r" (res)
64 : "%r" (y << 1), "r" (x));
69 static inline spx_word32_t
70 MAC16_32_Q15 (spx_word32_t a, spx_word16_t x, spx_word32_t y)
73 asm ("smlawb %0,%1,%2,%3;\n":"=&r" (res)
74 : "%r" (y << 1), "r" (x), "r" (a));
79 static inline spx_word32_t
80 MULT16_32_Q11 (spx_word16_t x, spx_word32_t y)
83 asm ("smulwb %0,%1,%2;\n":"=&r" (res)
84 : "%r" (y << 5), "r" (x));
89 static inline spx_word32_t
90 MAC16_32_Q11 (spx_word32_t a, spx_word16_t x, spx_word32_t y)
93 asm ("smlawb %0,%1,%2,%3;\n":"=&r" (res)
94 : "%r" (y << 5), "r" (x), "r" (a));
100 DIV32_16 (int a, int b)
103 int dead1, dead2, dead3, dead4, dead5;
104 __asm__ __volatile__ ("\teor %5, %0, %1\n"
106 "\trsbmi %0, %0, #0 \n"
108 "\trsbmi %1, %1, #0 \n"
110 "\tsubs %3, %0, %1, asl #14 \n"
111 "\torrpl %2, %2, %4, asl #14 \n"
113 "\tsubs %3, %0, %1, asl #13 \n"
114 "\torrpl %2, %2, %4, asl #13 \n"
116 "\tsubs %3, %0, %1, asl #12 \n"
117 "\torrpl %2, %2, %4, asl #12 \n"
119 "\tsubs %3, %0, %1, asl #11 \n"
120 "\torrpl %2, %2, %4, asl #11 \n"
122 "\tsubs %3, %0, %1, asl #10 \n"
123 "\torrpl %2, %2, %4, asl #10 \n"
125 "\tsubs %3, %0, %1, asl #9 \n"
126 "\torrpl %2, %2, %4, asl #9 \n"
128 "\tsubs %3, %0, %1, asl #8 \n"
129 "\torrpl %2, %2, %4, asl #8 \n"
131 "\tsubs %3, %0, %1, asl #7 \n"
132 "\torrpl %2, %2, %4, asl #7 \n"
134 "\tsubs %3, %0, %1, asl #6 \n"
135 "\torrpl %2, %2, %4, asl #6 \n"
137 "\tsubs %3, %0, %1, asl #5 \n"
138 "\torrpl %2, %2, %4, asl #5 \n"
140 "\tsubs %3, %0, %1, asl #4 \n"
141 "\torrpl %2, %2, %4, asl #4 \n"
143 "\tsubs %3, %0, %1, asl #3 \n"
144 "\torrpl %2, %2, %4, asl #3 \n"
146 "\tsubs %3, %0, %1, asl #2 \n"
147 "\torrpl %2, %2, %4, asl #2 \n"
149 "\tsubs %3, %0, %1, asl #1 \n"
150 "\torrpl %2, %2, %4, asl #1 \n"
152 "\tsubs %3, %0, %1 \n"
153 "\torrpl %2, %2, %4 \n"
155 "\tmovs %5, %5, lsr #31 \n"
156 "\trsbne %2, %2, #0 \n":"=r" (dead1), "=r" (dead2), "=r" (res),
157 "=r" (dead3), "=r" (dead4), "=r" (dead5)
158 :"0" (a), "1" (b), "2" (res)