Test local workgroup size

[platform/upstream/VK-GL-CTS.git] / android / cts / nyc / vk-master.txt

diff --git a/android/cts/nyc/vk-master.txt b/android/cts/nyc/vk-master.txt
index d0b25f0..7d55cd5 100644 (file)
--- a/android/cts/nyc/vk-master.txt
+++ b/android/cts/nyc/vk-master.txt
@@ -1683,2017 +1683,3297 @@ dEQP-VK.api.object_management.alloc_callback_fail.descriptor_pool_free_descripto
 dEQP-VK.api.object_management.alloc_callback_fail.framebuffer
 dEQP-VK.api.object_management.alloc_callback_fail.command_pool
 dEQP-VK.api.object_management.alloc_callback_fail.command_pool_transient
-dEQP-VK.api.buffer.suballocation.create_buffer_1_0
-dEQP-VK.api.buffer.suballocation.create_buffer_2_0
-dEQP-VK.api.buffer.suballocation.create_buffer_3_0
-dEQP-VK.api.buffer.suballocation.create_buffer_4_0
-dEQP-VK.api.buffer.suballocation.create_buffer_5_0
-dEQP-VK.api.buffer.suballocation.create_buffer_6_0
-dEQP-VK.api.buffer.suballocation.create_buffer_7_0
-dEQP-VK.api.buffer.suballocation.create_buffer_8_0
-dEQP-VK.api.buffer.suballocation.create_buffer_9_0
-dEQP-VK.api.buffer.suballocation.create_buffer_10_0
-dEQP-VK.api.buffer.suballocation.create_buffer_11_0
-dEQP-VK.api.buffer.suballocation.create_buffer_12_0
-dEQP-VK.api.buffer.suballocation.create_buffer_13_0
-dEQP-VK.api.buffer.suballocation.create_buffer_14_0
-dEQP-VK.api.buffer.suballocation.create_buffer_15_0
-dEQP-VK.api.buffer.suballocation.create_buffer_16_0
-dEQP-VK.api.buffer.suballocation.create_buffer_17_0
-dEQP-VK.api.buffer.suballocation.create_buffer_18_0
-dEQP-VK.api.buffer.suballocation.create_buffer_19_0
-dEQP-VK.api.buffer.suballocation.create_buffer_20_0
-dEQP-VK.api.buffer.suballocation.create_buffer_21_0
-dEQP-VK.api.buffer.suballocation.create_buffer_22_0
-dEQP-VK.api.buffer.suballocation.create_buffer_23_0
-dEQP-VK.api.buffer.suballocation.create_buffer_24_0
-dEQP-VK.api.buffer.suballocation.create_buffer_25_0
-dEQP-VK.api.buffer.suballocation.create_buffer_26_0
-dEQP-VK.api.buffer.suballocation.create_buffer_27_0
-dEQP-VK.api.buffer.suballocation.create_buffer_28_0
-dEQP-VK.api.buffer.suballocation.create_buffer_29_0
-dEQP-VK.api.buffer.suballocation.create_buffer_30_0
-dEQP-VK.api.buffer.suballocation.create_buffer_31_0
-dEQP-VK.api.buffer.suballocation.create_buffer_32_0
-dEQP-VK.api.buffer.suballocation.create_buffer_33_0
-dEQP-VK.api.buffer.suballocation.create_buffer_34_0
-dEQP-VK.api.buffer.suballocation.create_buffer_35_0
-dEQP-VK.api.buffer.suballocation.create_buffer_36_0
-dEQP-VK.api.buffer.suballocation.create_buffer_37_0
-dEQP-VK.api.buffer.suballocation.create_buffer_38_0
-dEQP-VK.api.buffer.suballocation.create_buffer_39_0
-dEQP-VK.api.buffer.suballocation.create_buffer_40_0
-dEQP-VK.api.buffer.suballocation.create_buffer_41_0
-dEQP-VK.api.buffer.suballocation.create_buffer_42_0
-dEQP-VK.api.buffer.suballocation.create_buffer_43_0
-dEQP-VK.api.buffer.suballocation.create_buffer_44_0
-dEQP-VK.api.buffer.suballocation.create_buffer_45_0
-dEQP-VK.api.buffer.suballocation.create_buffer_46_0
-dEQP-VK.api.buffer.suballocation.create_buffer_47_0
-dEQP-VK.api.buffer.suballocation.create_buffer_48_0
-dEQP-VK.api.buffer.suballocation.create_buffer_49_0
-dEQP-VK.api.buffer.suballocation.create_buffer_50_0
-dEQP-VK.api.buffer.suballocation.create_buffer_51_0
-dEQP-VK.api.buffer.suballocation.create_buffer_52_0
-dEQP-VK.api.buffer.suballocation.create_buffer_53_0
-dEQP-VK.api.buffer.suballocation.create_buffer_54_0
-dEQP-VK.api.buffer.suballocation.create_buffer_55_0
-dEQP-VK.api.buffer.suballocation.create_buffer_56_0
-dEQP-VK.api.buffer.suballocation.create_buffer_57_0
-dEQP-VK.api.buffer.suballocation.create_buffer_58_0
-dEQP-VK.api.buffer.suballocation.create_buffer_59_0
-dEQP-VK.api.buffer.suballocation.create_buffer_60_0
-dEQP-VK.api.buffer.suballocation.create_buffer_61_0
-dEQP-VK.api.buffer.suballocation.create_buffer_62_0
-dEQP-VK.api.buffer.suballocation.create_buffer_63_0
-dEQP-VK.api.buffer.suballocation.create_buffer_64_0
-dEQP-VK.api.buffer.suballocation.create_buffer_65_0
-dEQP-VK.api.buffer.suballocation.create_buffer_66_0
-dEQP-VK.api.buffer.suballocation.create_buffer_67_0
-dEQP-VK.api.buffer.suballocation.create_buffer_68_0
-dEQP-VK.api.buffer.suballocation.create_buffer_69_0
-dEQP-VK.api.buffer.suballocation.create_buffer_70_0
-dEQP-VK.api.buffer.suballocation.create_buffer_71_0
-dEQP-VK.api.buffer.suballocation.create_buffer_72_0
-dEQP-VK.api.buffer.suballocation.create_buffer_73_0
-dEQP-VK.api.buffer.suballocation.create_buffer_74_0
-dEQP-VK.api.buffer.suballocation.create_buffer_75_0
-dEQP-VK.api.buffer.suballocation.create_buffer_76_0
-dEQP-VK.api.buffer.suballocation.create_buffer_77_0
-dEQP-VK.api.buffer.suballocation.create_buffer_78_0
-dEQP-VK.api.buffer.suballocation.create_buffer_79_0
-dEQP-VK.api.buffer.suballocation.create_buffer_80_0
-dEQP-VK.api.buffer.suballocation.create_buffer_81_0
-dEQP-VK.api.buffer.suballocation.create_buffer_82_0
-dEQP-VK.api.buffer.suballocation.create_buffer_83_0
-dEQP-VK.api.buffer.suballocation.create_buffer_84_0
-dEQP-VK.api.buffer.suballocation.create_buffer_85_0
-dEQP-VK.api.buffer.suballocation.create_buffer_86_0
-dEQP-VK.api.buffer.suballocation.create_buffer_87_0
-dEQP-VK.api.buffer.suballocation.create_buffer_88_0
-dEQP-VK.api.buffer.suballocation.create_buffer_89_0
-dEQP-VK.api.buffer.suballocation.create_buffer_90_0
-dEQP-VK.api.buffer.suballocation.create_buffer_91_0
-dEQP-VK.api.buffer.suballocation.create_buffer_92_0
-dEQP-VK.api.buffer.suballocation.create_buffer_93_0
-dEQP-VK.api.buffer.suballocation.create_buffer_94_0
-dEQP-VK.api.buffer.suballocation.create_buffer_95_0
-dEQP-VK.api.buffer.suballocation.create_buffer_96_0
-dEQP-VK.api.buffer.suballocation.create_buffer_97_0
-dEQP-VK.api.buffer.suballocation.create_buffer_98_0
-dEQP-VK.api.buffer.suballocation.create_buffer_99_0
-dEQP-VK.api.buffer.suballocation.create_buffer_100_0
-dEQP-VK.api.buffer.suballocation.create_buffer_101_0
-dEQP-VK.api.buffer.suballocation.create_buffer_102_0
-dEQP-VK.api.buffer.suballocation.create_buffer_103_0
-dEQP-VK.api.buffer.suballocation.create_buffer_104_0
-dEQP-VK.api.buffer.suballocation.create_buffer_105_0
-dEQP-VK.api.buffer.suballocation.create_buffer_106_0
-dEQP-VK.api.buffer.suballocation.create_buffer_107_0
-dEQP-VK.api.buffer.suballocation.create_buffer_108_0
-dEQP-VK.api.buffer.suballocation.create_buffer_109_0
-dEQP-VK.api.buffer.suballocation.create_buffer_110_0
-dEQP-VK.api.buffer.suballocation.create_buffer_111_0
-dEQP-VK.api.buffer.suballocation.create_buffer_112_0
-dEQP-VK.api.buffer.suballocation.create_buffer_113_0
-dEQP-VK.api.buffer.suballocation.create_buffer_114_0
-dEQP-VK.api.buffer.suballocation.create_buffer_115_0
-dEQP-VK.api.buffer.suballocation.create_buffer_116_0
-dEQP-VK.api.buffer.suballocation.create_buffer_117_0
-dEQP-VK.api.buffer.suballocation.create_buffer_118_0
-dEQP-VK.api.buffer.suballocation.create_buffer_119_0
-dEQP-VK.api.buffer.suballocation.create_buffer_120_0
-dEQP-VK.api.buffer.suballocation.create_buffer_121_0
-dEQP-VK.api.buffer.suballocation.create_buffer_122_0
-dEQP-VK.api.buffer.suballocation.create_buffer_123_0
-dEQP-VK.api.buffer.suballocation.create_buffer_124_0
-dEQP-VK.api.buffer.suballocation.create_buffer_125_0
-dEQP-VK.api.buffer.suballocation.create_buffer_126_0
-dEQP-VK.api.buffer.suballocation.create_buffer_127_0
-dEQP-VK.api.buffer.suballocation.create_buffer_128_0
-dEQP-VK.api.buffer.suballocation.create_buffer_129_0
-dEQP-VK.api.buffer.suballocation.create_buffer_130_0
-dEQP-VK.api.buffer.suballocation.create_buffer_131_0
-dEQP-VK.api.buffer.suballocation.create_buffer_132_0
-dEQP-VK.api.buffer.suballocation.create_buffer_133_0
-dEQP-VK.api.buffer.suballocation.create_buffer_134_0
-dEQP-VK.api.buffer.suballocation.create_buffer_135_0
-dEQP-VK.api.buffer.suballocation.create_buffer_136_0
-dEQP-VK.api.buffer.suballocation.create_buffer_137_0
-dEQP-VK.api.buffer.suballocation.create_buffer_138_0
-dEQP-VK.api.buffer.suballocation.create_buffer_139_0
-dEQP-VK.api.buffer.suballocation.create_buffer_140_0
-dEQP-VK.api.buffer.suballocation.create_buffer_141_0
-dEQP-VK.api.buffer.suballocation.create_buffer_142_0
-dEQP-VK.api.buffer.suballocation.create_buffer_143_0
-dEQP-VK.api.buffer.suballocation.create_buffer_144_0
-dEQP-VK.api.buffer.suballocation.create_buffer_145_0
-dEQP-VK.api.buffer.suballocation.create_buffer_146_0
-dEQP-VK.api.buffer.suballocation.create_buffer_147_0
-dEQP-VK.api.buffer.suballocation.create_buffer_148_0
-dEQP-VK.api.buffer.suballocation.create_buffer_149_0
-dEQP-VK.api.buffer.suballocation.create_buffer_150_0
-dEQP-VK.api.buffer.suballocation.create_buffer_151_0
-dEQP-VK.api.buffer.suballocation.create_buffer_152_0
-dEQP-VK.api.buffer.suballocation.create_buffer_153_0
-dEQP-VK.api.buffer.suballocation.create_buffer_154_0
-dEQP-VK.api.buffer.suballocation.create_buffer_155_0
-dEQP-VK.api.buffer.suballocation.create_buffer_156_0
-dEQP-VK.api.buffer.suballocation.create_buffer_157_0
-dEQP-VK.api.buffer.suballocation.create_buffer_158_0
-dEQP-VK.api.buffer.suballocation.create_buffer_159_0
-dEQP-VK.api.buffer.suballocation.create_buffer_160_0
-dEQP-VK.api.buffer.suballocation.create_buffer_161_0
-dEQP-VK.api.buffer.suballocation.create_buffer_162_0
-dEQP-VK.api.buffer.suballocation.create_buffer_163_0
-dEQP-VK.api.buffer.suballocation.create_buffer_164_0
-dEQP-VK.api.buffer.suballocation.create_buffer_165_0
-dEQP-VK.api.buffer.suballocation.create_buffer_166_0
-dEQP-VK.api.buffer.suballocation.create_buffer_167_0
-dEQP-VK.api.buffer.suballocation.create_buffer_168_0
-dEQP-VK.api.buffer.suballocation.create_buffer_169_0
-dEQP-VK.api.buffer.suballocation.create_buffer_170_0
-dEQP-VK.api.buffer.suballocation.create_buffer_171_0
-dEQP-VK.api.buffer.suballocation.create_buffer_172_0
-dEQP-VK.api.buffer.suballocation.create_buffer_173_0
-dEQP-VK.api.buffer.suballocation.create_buffer_174_0
-dEQP-VK.api.buffer.suballocation.create_buffer_175_0
-dEQP-VK.api.buffer.suballocation.create_buffer_176_0
-dEQP-VK.api.buffer.suballocation.create_buffer_177_0
-dEQP-VK.api.buffer.suballocation.create_buffer_178_0
-dEQP-VK.api.buffer.suballocation.create_buffer_179_0
-dEQP-VK.api.buffer.suballocation.create_buffer_180_0
-dEQP-VK.api.buffer.suballocation.create_buffer_181_0
-dEQP-VK.api.buffer.suballocation.create_buffer_182_0
-dEQP-VK.api.buffer.suballocation.create_buffer_183_0
-dEQP-VK.api.buffer.suballocation.create_buffer_184_0
-dEQP-VK.api.buffer.suballocation.create_buffer_185_0
-dEQP-VK.api.buffer.suballocation.create_buffer_186_0
-dEQP-VK.api.buffer.suballocation.create_buffer_187_0
-dEQP-VK.api.buffer.suballocation.create_buffer_188_0
-dEQP-VK.api.buffer.suballocation.create_buffer_189_0
-dEQP-VK.api.buffer.suballocation.create_buffer_190_0
-dEQP-VK.api.buffer.suballocation.create_buffer_191_0
-dEQP-VK.api.buffer.suballocation.create_buffer_192_0
-dEQP-VK.api.buffer.suballocation.create_buffer_193_0
-dEQP-VK.api.buffer.suballocation.create_buffer_194_0
-dEQP-VK.api.buffer.suballocation.create_buffer_195_0
-dEQP-VK.api.buffer.suballocation.create_buffer_196_0
-dEQP-VK.api.buffer.suballocation.create_buffer_197_0
-dEQP-VK.api.buffer.suballocation.create_buffer_198_0
-dEQP-VK.api.buffer.suballocation.create_buffer_199_0
-dEQP-VK.api.buffer.suballocation.create_buffer_200_0
-dEQP-VK.api.buffer.suballocation.create_buffer_201_0
-dEQP-VK.api.buffer.suballocation.create_buffer_202_0
-dEQP-VK.api.buffer.suballocation.create_buffer_203_0
-dEQP-VK.api.buffer.suballocation.create_buffer_204_0
-dEQP-VK.api.buffer.suballocation.create_buffer_205_0
-dEQP-VK.api.buffer.suballocation.create_buffer_206_0
-dEQP-VK.api.buffer.suballocation.create_buffer_207_0
-dEQP-VK.api.buffer.suballocation.create_buffer_208_0
-dEQP-VK.api.buffer.suballocation.create_buffer_209_0
-dEQP-VK.api.buffer.suballocation.create_buffer_210_0
-dEQP-VK.api.buffer.suballocation.create_buffer_211_0
-dEQP-VK.api.buffer.suballocation.create_buffer_212_0
-dEQP-VK.api.buffer.suballocation.create_buffer_213_0
-dEQP-VK.api.buffer.suballocation.create_buffer_214_0
-dEQP-VK.api.buffer.suballocation.create_buffer_215_0
-dEQP-VK.api.buffer.suballocation.create_buffer_216_0
-dEQP-VK.api.buffer.suballocation.create_buffer_217_0
-dEQP-VK.api.buffer.suballocation.create_buffer_218_0
-dEQP-VK.api.buffer.suballocation.create_buffer_219_0
-dEQP-VK.api.buffer.suballocation.create_buffer_220_0
-dEQP-VK.api.buffer.suballocation.create_buffer_221_0
-dEQP-VK.api.buffer.suballocation.create_buffer_222_0
-dEQP-VK.api.buffer.suballocation.create_buffer_223_0
-dEQP-VK.api.buffer.suballocation.create_buffer_224_0
-dEQP-VK.api.buffer.suballocation.create_buffer_225_0
-dEQP-VK.api.buffer.suballocation.create_buffer_226_0
-dEQP-VK.api.buffer.suballocation.create_buffer_227_0
-dEQP-VK.api.buffer.suballocation.create_buffer_228_0
-dEQP-VK.api.buffer.suballocation.create_buffer_229_0
-dEQP-VK.api.buffer.suballocation.create_buffer_230_0
-dEQP-VK.api.buffer.suballocation.create_buffer_231_0
-dEQP-VK.api.buffer.suballocation.create_buffer_232_0
-dEQP-VK.api.buffer.suballocation.create_buffer_233_0
-dEQP-VK.api.buffer.suballocation.create_buffer_234_0
-dEQP-VK.api.buffer.suballocation.create_buffer_235_0
-dEQP-VK.api.buffer.suballocation.create_buffer_236_0
-dEQP-VK.api.buffer.suballocation.create_buffer_237_0
-dEQP-VK.api.buffer.suballocation.create_buffer_238_0
-dEQP-VK.api.buffer.suballocation.create_buffer_239_0
-dEQP-VK.api.buffer.suballocation.create_buffer_240_0
-dEQP-VK.api.buffer.suballocation.create_buffer_241_0
-dEQP-VK.api.buffer.suballocation.create_buffer_242_0
-dEQP-VK.api.buffer.suballocation.create_buffer_243_0
-dEQP-VK.api.buffer.suballocation.create_buffer_244_0
-dEQP-VK.api.buffer.suballocation.create_buffer_245_0
-dEQP-VK.api.buffer.suballocation.create_buffer_246_0
-dEQP-VK.api.buffer.suballocation.create_buffer_247_0
-dEQP-VK.api.buffer.suballocation.create_buffer_248_0
-dEQP-VK.api.buffer.suballocation.create_buffer_249_0
-dEQP-VK.api.buffer.suballocation.create_buffer_250_0
-dEQP-VK.api.buffer.suballocation.create_buffer_251_0
-dEQP-VK.api.buffer.suballocation.create_buffer_252_0
-dEQP-VK.api.buffer.suballocation.create_buffer_253_0
-dEQP-VK.api.buffer.suballocation.create_buffer_254_0
-dEQP-VK.api.buffer.suballocation.create_buffer_255_0
-dEQP-VK.api.buffer.suballocation.create_buffer_1_1
-dEQP-VK.api.buffer.suballocation.create_buffer_2_1
-dEQP-VK.api.buffer.suballocation.create_buffer_3_1
-dEQP-VK.api.buffer.suballocation.create_buffer_4_1
-dEQP-VK.api.buffer.suballocation.create_buffer_5_1
-dEQP-VK.api.buffer.suballocation.create_buffer_6_1
-dEQP-VK.api.buffer.suballocation.create_buffer_7_1
-dEQP-VK.api.buffer.suballocation.create_buffer_8_1
-dEQP-VK.api.buffer.suballocation.create_buffer_9_1
-dEQP-VK.api.buffer.suballocation.create_buffer_10_1
-dEQP-VK.api.buffer.suballocation.create_buffer_11_1
-dEQP-VK.api.buffer.suballocation.create_buffer_12_1
-dEQP-VK.api.buffer.suballocation.create_buffer_13_1
-dEQP-VK.api.buffer.suballocation.create_buffer_14_1
-dEQP-VK.api.buffer.suballocation.create_buffer_15_1
-dEQP-VK.api.buffer.suballocation.create_buffer_16_1
-dEQP-VK.api.buffer.suballocation.create_buffer_17_1
-dEQP-VK.api.buffer.suballocation.create_buffer_18_1
-dEQP-VK.api.buffer.suballocation.create_buffer_19_1
-dEQP-VK.api.buffer.suballocation.create_buffer_20_1
-dEQP-VK.api.buffer.suballocation.create_buffer_21_1
-dEQP-VK.api.buffer.suballocation.create_buffer_22_1
-dEQP-VK.api.buffer.suballocation.create_buffer_23_1
-dEQP-VK.api.buffer.suballocation.create_buffer_24_1
-dEQP-VK.api.buffer.suballocation.create_buffer_25_1
-dEQP-VK.api.buffer.suballocation.create_buffer_26_1
-dEQP-VK.api.buffer.suballocation.create_buffer_27_1
-dEQP-VK.api.buffer.suballocation.create_buffer_28_1
-dEQP-VK.api.buffer.suballocation.create_buffer_29_1
-dEQP-VK.api.buffer.suballocation.create_buffer_30_1
-dEQP-VK.api.buffer.suballocation.create_buffer_31_1
-dEQP-VK.api.buffer.suballocation.create_buffer_32_1
-dEQP-VK.api.buffer.suballocation.create_buffer_33_1
-dEQP-VK.api.buffer.suballocation.create_buffer_34_1
-dEQP-VK.api.buffer.suballocation.create_buffer_35_1
-dEQP-VK.api.buffer.suballocation.create_buffer_36_1
-dEQP-VK.api.buffer.suballocation.create_buffer_37_1
-dEQP-VK.api.buffer.suballocation.create_buffer_38_1
-dEQP-VK.api.buffer.suballocation.create_buffer_39_1
-dEQP-VK.api.buffer.suballocation.create_buffer_40_1
-dEQP-VK.api.buffer.suballocation.create_buffer_41_1
-dEQP-VK.api.buffer.suballocation.create_buffer_42_1
-dEQP-VK.api.buffer.suballocation.create_buffer_43_1
-dEQP-VK.api.buffer.suballocation.create_buffer_44_1
-dEQP-VK.api.buffer.suballocation.create_buffer_45_1
-dEQP-VK.api.buffer.suballocation.create_buffer_46_1
-dEQP-VK.api.buffer.suballocation.create_buffer_47_1
-dEQP-VK.api.buffer.suballocation.create_buffer_48_1
-dEQP-VK.api.buffer.suballocation.create_buffer_49_1
-dEQP-VK.api.buffer.suballocation.create_buffer_50_1
-dEQP-VK.api.buffer.suballocation.create_buffer_51_1
-dEQP-VK.api.buffer.suballocation.create_buffer_52_1
-dEQP-VK.api.buffer.suballocation.create_buffer_53_1
-dEQP-VK.api.buffer.suballocation.create_buffer_54_1
-dEQP-VK.api.buffer.suballocation.create_buffer_55_1
-dEQP-VK.api.buffer.suballocation.create_buffer_56_1
-dEQP-VK.api.buffer.suballocation.create_buffer_57_1
-dEQP-VK.api.buffer.suballocation.create_buffer_58_1
-dEQP-VK.api.buffer.suballocation.create_buffer_59_1
-dEQP-VK.api.buffer.suballocation.create_buffer_60_1
-dEQP-VK.api.buffer.suballocation.create_buffer_61_1
-dEQP-VK.api.buffer.suballocation.create_buffer_62_1
-dEQP-VK.api.buffer.suballocation.create_buffer_63_1
-dEQP-VK.api.buffer.suballocation.create_buffer_64_1
-dEQP-VK.api.buffer.suballocation.create_buffer_65_1
-dEQP-VK.api.buffer.suballocation.create_buffer_66_1
-dEQP-VK.api.buffer.suballocation.create_buffer_67_1
-dEQP-VK.api.buffer.suballocation.create_buffer_68_1
-dEQP-VK.api.buffer.suballocation.create_buffer_69_1
-dEQP-VK.api.buffer.suballocation.create_buffer_70_1
-dEQP-VK.api.buffer.suballocation.create_buffer_71_1
-dEQP-VK.api.buffer.suballocation.create_buffer_72_1
-dEQP-VK.api.buffer.suballocation.create_buffer_73_1
-dEQP-VK.api.buffer.suballocation.create_buffer_74_1
-dEQP-VK.api.buffer.suballocation.create_buffer_75_1
-dEQP-VK.api.buffer.suballocation.create_buffer_76_1
-dEQP-VK.api.buffer.suballocation.create_buffer_77_1
-dEQP-VK.api.buffer.suballocation.create_buffer_78_1
-dEQP-VK.api.buffer.suballocation.create_buffer_79_1
-dEQP-VK.api.buffer.suballocation.create_buffer_80_1
-dEQP-VK.api.buffer.suballocation.create_buffer_81_1
-dEQP-VK.api.buffer.suballocation.create_buffer_82_1
-dEQP-VK.api.buffer.suballocation.create_buffer_83_1
-dEQP-VK.api.buffer.suballocation.create_buffer_84_1
-dEQP-VK.api.buffer.suballocation.create_buffer_85_1
-dEQP-VK.api.buffer.suballocation.create_buffer_86_1
-dEQP-VK.api.buffer.suballocation.create_buffer_87_1
-dEQP-VK.api.buffer.suballocation.create_buffer_88_1
-dEQP-VK.api.buffer.suballocation.create_buffer_89_1
-dEQP-VK.api.buffer.suballocation.create_buffer_90_1
-dEQP-VK.api.buffer.suballocation.create_buffer_91_1
-dEQP-VK.api.buffer.suballocation.create_buffer_92_1
-dEQP-VK.api.buffer.suballocation.create_buffer_93_1
-dEQP-VK.api.buffer.suballocation.create_buffer_94_1
-dEQP-VK.api.buffer.suballocation.create_buffer_95_1
-dEQP-VK.api.buffer.suballocation.create_buffer_96_1
-dEQP-VK.api.buffer.suballocation.create_buffer_97_1
-dEQP-VK.api.buffer.suballocation.create_buffer_98_1
-dEQP-VK.api.buffer.suballocation.create_buffer_99_1
-dEQP-VK.api.buffer.suballocation.create_buffer_100_1
-dEQP-VK.api.buffer.suballocation.create_buffer_101_1
-dEQP-VK.api.buffer.suballocation.create_buffer_102_1
-dEQP-VK.api.buffer.suballocation.create_buffer_103_1
-dEQP-VK.api.buffer.suballocation.create_buffer_104_1
-dEQP-VK.api.buffer.suballocation.create_buffer_105_1
-dEQP-VK.api.buffer.suballocation.create_buffer_106_1
-dEQP-VK.api.buffer.suballocation.create_buffer_107_1
-dEQP-VK.api.buffer.suballocation.create_buffer_108_1
-dEQP-VK.api.buffer.suballocation.create_buffer_109_1
-dEQP-VK.api.buffer.suballocation.create_buffer_110_1
-dEQP-VK.api.buffer.suballocation.create_buffer_111_1
-dEQP-VK.api.buffer.suballocation.create_buffer_112_1
-dEQP-VK.api.buffer.suballocation.create_buffer_113_1
-dEQP-VK.api.buffer.suballocation.create_buffer_114_1
-dEQP-VK.api.buffer.suballocation.create_buffer_115_1
-dEQP-VK.api.buffer.suballocation.create_buffer_116_1
-dEQP-VK.api.buffer.suballocation.create_buffer_117_1
-dEQP-VK.api.buffer.suballocation.create_buffer_118_1
-dEQP-VK.api.buffer.suballocation.create_buffer_119_1
-dEQP-VK.api.buffer.suballocation.create_buffer_120_1
-dEQP-VK.api.buffer.suballocation.create_buffer_121_1
-dEQP-VK.api.buffer.suballocation.create_buffer_122_1
-dEQP-VK.api.buffer.suballocation.create_buffer_123_1
-dEQP-VK.api.buffer.suballocation.create_buffer_124_1
-dEQP-VK.api.buffer.suballocation.create_buffer_125_1
-dEQP-VK.api.buffer.suballocation.create_buffer_126_1
-dEQP-VK.api.buffer.suballocation.create_buffer_127_1
-dEQP-VK.api.buffer.suballocation.create_buffer_128_1
-dEQP-VK.api.buffer.suballocation.create_buffer_129_1
-dEQP-VK.api.buffer.suballocation.create_buffer_130_1
-dEQP-VK.api.buffer.suballocation.create_buffer_131_1
-dEQP-VK.api.buffer.suballocation.create_buffer_132_1
-dEQP-VK.api.buffer.suballocation.create_buffer_133_1
-dEQP-VK.api.buffer.suballocation.create_buffer_134_1
-dEQP-VK.api.buffer.suballocation.create_buffer_135_1
-dEQP-VK.api.buffer.suballocation.create_buffer_136_1
-dEQP-VK.api.buffer.suballocation.create_buffer_137_1
-dEQP-VK.api.buffer.suballocation.create_buffer_138_1
-dEQP-VK.api.buffer.suballocation.create_buffer_139_1
-dEQP-VK.api.buffer.suballocation.create_buffer_140_1
-dEQP-VK.api.buffer.suballocation.create_buffer_141_1
-dEQP-VK.api.buffer.suballocation.create_buffer_142_1
-dEQP-VK.api.buffer.suballocation.create_buffer_143_1
-dEQP-VK.api.buffer.suballocation.create_buffer_144_1
-dEQP-VK.api.buffer.suballocation.create_buffer_145_1
-dEQP-VK.api.buffer.suballocation.create_buffer_146_1
-dEQP-VK.api.buffer.suballocation.create_buffer_147_1
-dEQP-VK.api.buffer.suballocation.create_buffer_148_1
-dEQP-VK.api.buffer.suballocation.create_buffer_149_1
-dEQP-VK.api.buffer.suballocation.create_buffer_150_1
-dEQP-VK.api.buffer.suballocation.create_buffer_151_1
-dEQP-VK.api.buffer.suballocation.create_buffer_152_1
-dEQP-VK.api.buffer.suballocation.create_buffer_153_1
-dEQP-VK.api.buffer.suballocation.create_buffer_154_1
-dEQP-VK.api.buffer.suballocation.create_buffer_155_1
-dEQP-VK.api.buffer.suballocation.create_buffer_156_1
-dEQP-VK.api.buffer.suballocation.create_buffer_157_1
-dEQP-VK.api.buffer.suballocation.create_buffer_158_1
-dEQP-VK.api.buffer.suballocation.create_buffer_159_1
-dEQP-VK.api.buffer.suballocation.create_buffer_160_1
-dEQP-VK.api.buffer.suballocation.create_buffer_161_1
-dEQP-VK.api.buffer.suballocation.create_buffer_162_1
-dEQP-VK.api.buffer.suballocation.create_buffer_163_1
-dEQP-VK.api.buffer.suballocation.create_buffer_164_1
-dEQP-VK.api.buffer.suballocation.create_buffer_165_1
-dEQP-VK.api.buffer.suballocation.create_buffer_166_1
-dEQP-VK.api.buffer.suballocation.create_buffer_167_1
-dEQP-VK.api.buffer.suballocation.create_buffer_168_1
-dEQP-VK.api.buffer.suballocation.create_buffer_169_1
-dEQP-VK.api.buffer.suballocation.create_buffer_170_1
-dEQP-VK.api.buffer.suballocation.create_buffer_171_1
-dEQP-VK.api.buffer.suballocation.create_buffer_172_1
-dEQP-VK.api.buffer.suballocation.create_buffer_173_1
-dEQP-VK.api.buffer.suballocation.create_buffer_174_1
-dEQP-VK.api.buffer.suballocation.create_buffer_175_1
-dEQP-VK.api.buffer.suballocation.create_buffer_176_1
-dEQP-VK.api.buffer.suballocation.create_buffer_177_1
-dEQP-VK.api.buffer.suballocation.create_buffer_178_1
-dEQP-VK.api.buffer.suballocation.create_buffer_179_1
-dEQP-VK.api.buffer.suballocation.create_buffer_180_1
-dEQP-VK.api.buffer.suballocation.create_buffer_181_1
-dEQP-VK.api.buffer.suballocation.create_buffer_182_1
-dEQP-VK.api.buffer.suballocation.create_buffer_183_1
-dEQP-VK.api.buffer.suballocation.create_buffer_184_1
-dEQP-VK.api.buffer.suballocation.create_buffer_185_1
-dEQP-VK.api.buffer.suballocation.create_buffer_186_1
-dEQP-VK.api.buffer.suballocation.create_buffer_187_1
-dEQP-VK.api.buffer.suballocation.create_buffer_188_1
-dEQP-VK.api.buffer.suballocation.create_buffer_189_1
-dEQP-VK.api.buffer.suballocation.create_buffer_190_1
-dEQP-VK.api.buffer.suballocation.create_buffer_191_1
-dEQP-VK.api.buffer.suballocation.create_buffer_192_1
-dEQP-VK.api.buffer.suballocation.create_buffer_193_1
-dEQP-VK.api.buffer.suballocation.create_buffer_194_1
-dEQP-VK.api.buffer.suballocation.create_buffer_195_1
-dEQP-VK.api.buffer.suballocation.create_buffer_196_1
-dEQP-VK.api.buffer.suballocation.create_buffer_197_1
-dEQP-VK.api.buffer.suballocation.create_buffer_198_1
-dEQP-VK.api.buffer.suballocation.create_buffer_199_1
-dEQP-VK.api.buffer.suballocation.create_buffer_200_1
-dEQP-VK.api.buffer.suballocation.create_buffer_201_1
-dEQP-VK.api.buffer.suballocation.create_buffer_202_1
-dEQP-VK.api.buffer.suballocation.create_buffer_203_1
-dEQP-VK.api.buffer.suballocation.create_buffer_204_1
-dEQP-VK.api.buffer.suballocation.create_buffer_205_1
-dEQP-VK.api.buffer.suballocation.create_buffer_206_1
-dEQP-VK.api.buffer.suballocation.create_buffer_207_1
-dEQP-VK.api.buffer.suballocation.create_buffer_208_1
-dEQP-VK.api.buffer.suballocation.create_buffer_209_1
-dEQP-VK.api.buffer.suballocation.create_buffer_210_1
-dEQP-VK.api.buffer.suballocation.create_buffer_211_1
-dEQP-VK.api.buffer.suballocation.create_buffer_212_1
-dEQP-VK.api.buffer.suballocation.create_buffer_213_1
-dEQP-VK.api.buffer.suballocation.create_buffer_214_1
-dEQP-VK.api.buffer.suballocation.create_buffer_215_1
-dEQP-VK.api.buffer.suballocation.create_buffer_216_1
-dEQP-VK.api.buffer.suballocation.create_buffer_217_1
-dEQP-VK.api.buffer.suballocation.create_buffer_218_1
-dEQP-VK.api.buffer.suballocation.create_buffer_219_1
-dEQP-VK.api.buffer.suballocation.create_buffer_220_1
-dEQP-VK.api.buffer.suballocation.create_buffer_221_1
-dEQP-VK.api.buffer.suballocation.create_buffer_222_1
-dEQP-VK.api.buffer.suballocation.create_buffer_223_1
-dEQP-VK.api.buffer.suballocation.create_buffer_224_1
-dEQP-VK.api.buffer.suballocation.create_buffer_225_1
-dEQP-VK.api.buffer.suballocation.create_buffer_226_1
-dEQP-VK.api.buffer.suballocation.create_buffer_227_1
-dEQP-VK.api.buffer.suballocation.create_buffer_228_1
-dEQP-VK.api.buffer.suballocation.create_buffer_229_1
-dEQP-VK.api.buffer.suballocation.create_buffer_230_1
-dEQP-VK.api.buffer.suballocation.create_buffer_231_1
-dEQP-VK.api.buffer.suballocation.create_buffer_232_1
-dEQP-VK.api.buffer.suballocation.create_buffer_233_1
-dEQP-VK.api.buffer.suballocation.create_buffer_234_1
-dEQP-VK.api.buffer.suballocation.create_buffer_235_1
-dEQP-VK.api.buffer.suballocation.create_buffer_236_1
-dEQP-VK.api.buffer.suballocation.create_buffer_237_1
-dEQP-VK.api.buffer.suballocation.create_buffer_238_1
-dEQP-VK.api.buffer.suballocation.create_buffer_239_1
-dEQP-VK.api.buffer.suballocation.create_buffer_240_1
-dEQP-VK.api.buffer.suballocation.create_buffer_241_1
-dEQP-VK.api.buffer.suballocation.create_buffer_242_1
-dEQP-VK.api.buffer.suballocation.create_buffer_243_1
-dEQP-VK.api.buffer.suballocation.create_buffer_244_1
-dEQP-VK.api.buffer.suballocation.create_buffer_245_1
-dEQP-VK.api.buffer.suballocation.create_buffer_246_1
-dEQP-VK.api.buffer.suballocation.create_buffer_247_1
-dEQP-VK.api.buffer.suballocation.create_buffer_248_1
-dEQP-VK.api.buffer.suballocation.create_buffer_249_1
-dEQP-VK.api.buffer.suballocation.create_buffer_250_1
-dEQP-VK.api.buffer.suballocation.create_buffer_251_1
-dEQP-VK.api.buffer.suballocation.create_buffer_252_1
-dEQP-VK.api.buffer.suballocation.create_buffer_253_1
-dEQP-VK.api.buffer.suballocation.create_buffer_254_1
-dEQP-VK.api.buffer.suballocation.create_buffer_255_1
-dEQP-VK.api.buffer.suballocation.create_buffer_1_3
-dEQP-VK.api.buffer.suballocation.create_buffer_2_3
-dEQP-VK.api.buffer.suballocation.create_buffer_3_3
-dEQP-VK.api.buffer.suballocation.create_buffer_4_3
-dEQP-VK.api.buffer.suballocation.create_buffer_5_3
-dEQP-VK.api.buffer.suballocation.create_buffer_6_3
-dEQP-VK.api.buffer.suballocation.create_buffer_7_3
-dEQP-VK.api.buffer.suballocation.create_buffer_8_3
-dEQP-VK.api.buffer.suballocation.create_buffer_9_3
-dEQP-VK.api.buffer.suballocation.create_buffer_10_3
-dEQP-VK.api.buffer.suballocation.create_buffer_11_3
-dEQP-VK.api.buffer.suballocation.create_buffer_12_3
-dEQP-VK.api.buffer.suballocation.create_buffer_13_3
-dEQP-VK.api.buffer.suballocation.create_buffer_14_3
-dEQP-VK.api.buffer.suballocation.create_buffer_15_3
-dEQP-VK.api.buffer.suballocation.create_buffer_16_3
-dEQP-VK.api.buffer.suballocation.create_buffer_17_3
-dEQP-VK.api.buffer.suballocation.create_buffer_18_3
-dEQP-VK.api.buffer.suballocation.create_buffer_19_3
-dEQP-VK.api.buffer.suballocation.create_buffer_20_3
-dEQP-VK.api.buffer.suballocation.create_buffer_21_3
-dEQP-VK.api.buffer.suballocation.create_buffer_22_3
-dEQP-VK.api.buffer.suballocation.create_buffer_23_3
-dEQP-VK.api.buffer.suballocation.create_buffer_24_3
-dEQP-VK.api.buffer.suballocation.create_buffer_25_3
-dEQP-VK.api.buffer.suballocation.create_buffer_26_3
-dEQP-VK.api.buffer.suballocation.create_buffer_27_3
-dEQP-VK.api.buffer.suballocation.create_buffer_28_3
-dEQP-VK.api.buffer.suballocation.create_buffer_29_3
-dEQP-VK.api.buffer.suballocation.create_buffer_30_3
-dEQP-VK.api.buffer.suballocation.create_buffer_31_3
-dEQP-VK.api.buffer.suballocation.create_buffer_32_3
-dEQP-VK.api.buffer.suballocation.create_buffer_33_3
-dEQP-VK.api.buffer.suballocation.create_buffer_34_3
-dEQP-VK.api.buffer.suballocation.create_buffer_35_3
-dEQP-VK.api.buffer.suballocation.create_buffer_36_3
-dEQP-VK.api.buffer.suballocation.create_buffer_37_3
-dEQP-VK.api.buffer.suballocation.create_buffer_38_3
-dEQP-VK.api.buffer.suballocation.create_buffer_39_3
-dEQP-VK.api.buffer.suballocation.create_buffer_40_3
-dEQP-VK.api.buffer.suballocation.create_buffer_41_3
-dEQP-VK.api.buffer.suballocation.create_buffer_42_3
-dEQP-VK.api.buffer.suballocation.create_buffer_43_3
-dEQP-VK.api.buffer.suballocation.create_buffer_44_3
-dEQP-VK.api.buffer.suballocation.create_buffer_45_3
-dEQP-VK.api.buffer.suballocation.create_buffer_46_3
-dEQP-VK.api.buffer.suballocation.create_buffer_47_3
-dEQP-VK.api.buffer.suballocation.create_buffer_48_3
-dEQP-VK.api.buffer.suballocation.create_buffer_49_3
-dEQP-VK.api.buffer.suballocation.create_buffer_50_3
-dEQP-VK.api.buffer.suballocation.create_buffer_51_3
-dEQP-VK.api.buffer.suballocation.create_buffer_52_3
-dEQP-VK.api.buffer.suballocation.create_buffer_53_3
-dEQP-VK.api.buffer.suballocation.create_buffer_54_3
-dEQP-VK.api.buffer.suballocation.create_buffer_55_3
-dEQP-VK.api.buffer.suballocation.create_buffer_56_3
-dEQP-VK.api.buffer.suballocation.create_buffer_57_3
-dEQP-VK.api.buffer.suballocation.create_buffer_58_3
-dEQP-VK.api.buffer.suballocation.create_buffer_59_3
-dEQP-VK.api.buffer.suballocation.create_buffer_60_3
-dEQP-VK.api.buffer.suballocation.create_buffer_61_3
-dEQP-VK.api.buffer.suballocation.create_buffer_62_3
-dEQP-VK.api.buffer.suballocation.create_buffer_63_3
-dEQP-VK.api.buffer.suballocation.create_buffer_64_3
-dEQP-VK.api.buffer.suballocation.create_buffer_65_3
-dEQP-VK.api.buffer.suballocation.create_buffer_66_3
-dEQP-VK.api.buffer.suballocation.create_buffer_67_3
-dEQP-VK.api.buffer.suballocation.create_buffer_68_3
-dEQP-VK.api.buffer.suballocation.create_buffer_69_3
-dEQP-VK.api.buffer.suballocation.create_buffer_70_3
-dEQP-VK.api.buffer.suballocation.create_buffer_71_3
-dEQP-VK.api.buffer.suballocation.create_buffer_72_3
-dEQP-VK.api.buffer.suballocation.create_buffer_73_3
-dEQP-VK.api.buffer.suballocation.create_buffer_74_3
-dEQP-VK.api.buffer.suballocation.create_buffer_75_3
-dEQP-VK.api.buffer.suballocation.create_buffer_76_3
-dEQP-VK.api.buffer.suballocation.create_buffer_77_3
-dEQP-VK.api.buffer.suballocation.create_buffer_78_3
-dEQP-VK.api.buffer.suballocation.create_buffer_79_3
-dEQP-VK.api.buffer.suballocation.create_buffer_80_3
-dEQP-VK.api.buffer.suballocation.create_buffer_81_3
-dEQP-VK.api.buffer.suballocation.create_buffer_82_3
-dEQP-VK.api.buffer.suballocation.create_buffer_83_3
-dEQP-VK.api.buffer.suballocation.create_buffer_84_3
-dEQP-VK.api.buffer.suballocation.create_buffer_85_3
-dEQP-VK.api.buffer.suballocation.create_buffer_86_3
-dEQP-VK.api.buffer.suballocation.create_buffer_87_3
-dEQP-VK.api.buffer.suballocation.create_buffer_88_3
-dEQP-VK.api.buffer.suballocation.create_buffer_89_3
-dEQP-VK.api.buffer.suballocation.create_buffer_90_3
-dEQP-VK.api.buffer.suballocation.create_buffer_91_3
-dEQP-VK.api.buffer.suballocation.create_buffer_92_3
-dEQP-VK.api.buffer.suballocation.create_buffer_93_3
-dEQP-VK.api.buffer.suballocation.create_buffer_94_3
-dEQP-VK.api.buffer.suballocation.create_buffer_95_3
-dEQP-VK.api.buffer.suballocation.create_buffer_96_3
-dEQP-VK.api.buffer.suballocation.create_buffer_97_3
-dEQP-VK.api.buffer.suballocation.create_buffer_98_3
-dEQP-VK.api.buffer.suballocation.create_buffer_99_3
-dEQP-VK.api.buffer.suballocation.create_buffer_100_3
-dEQP-VK.api.buffer.suballocation.create_buffer_101_3
-dEQP-VK.api.buffer.suballocation.create_buffer_102_3
-dEQP-VK.api.buffer.suballocation.create_buffer_103_3
-dEQP-VK.api.buffer.suballocation.create_buffer_104_3
-dEQP-VK.api.buffer.suballocation.create_buffer_105_3
-dEQP-VK.api.buffer.suballocation.create_buffer_106_3
-dEQP-VK.api.buffer.suballocation.create_buffer_107_3
-dEQP-VK.api.buffer.suballocation.create_buffer_108_3
-dEQP-VK.api.buffer.suballocation.create_buffer_109_3
-dEQP-VK.api.buffer.suballocation.create_buffer_110_3
-dEQP-VK.api.buffer.suballocation.create_buffer_111_3
-dEQP-VK.api.buffer.suballocation.create_buffer_112_3
-dEQP-VK.api.buffer.suballocation.create_buffer_113_3
-dEQP-VK.api.buffer.suballocation.create_buffer_114_3
-dEQP-VK.api.buffer.suballocation.create_buffer_115_3
-dEQP-VK.api.buffer.suballocation.create_buffer_116_3
-dEQP-VK.api.buffer.suballocation.create_buffer_117_3
-dEQP-VK.api.buffer.suballocation.create_buffer_118_3
-dEQP-VK.api.buffer.suballocation.create_buffer_119_3
-dEQP-VK.api.buffer.suballocation.create_buffer_120_3
-dEQP-VK.api.buffer.suballocation.create_buffer_121_3
-dEQP-VK.api.buffer.suballocation.create_buffer_122_3
-dEQP-VK.api.buffer.suballocation.create_buffer_123_3
-dEQP-VK.api.buffer.suballocation.create_buffer_124_3
-dEQP-VK.api.buffer.suballocation.create_buffer_125_3
-dEQP-VK.api.buffer.suballocation.create_buffer_126_3
-dEQP-VK.api.buffer.suballocation.create_buffer_127_3
-dEQP-VK.api.buffer.suballocation.create_buffer_128_3
-dEQP-VK.api.buffer.suballocation.create_buffer_129_3
-dEQP-VK.api.buffer.suballocation.create_buffer_130_3
-dEQP-VK.api.buffer.suballocation.create_buffer_131_3
-dEQP-VK.api.buffer.suballocation.create_buffer_132_3
-dEQP-VK.api.buffer.suballocation.create_buffer_133_3
-dEQP-VK.api.buffer.suballocation.create_buffer_134_3
-dEQP-VK.api.buffer.suballocation.create_buffer_135_3
-dEQP-VK.api.buffer.suballocation.create_buffer_136_3
-dEQP-VK.api.buffer.suballocation.create_buffer_137_3
-dEQP-VK.api.buffer.suballocation.create_buffer_138_3
-dEQP-VK.api.buffer.suballocation.create_buffer_139_3
-dEQP-VK.api.buffer.suballocation.create_buffer_140_3
-dEQP-VK.api.buffer.suballocation.create_buffer_141_3
-dEQP-VK.api.buffer.suballocation.create_buffer_142_3
-dEQP-VK.api.buffer.suballocation.create_buffer_143_3
-dEQP-VK.api.buffer.suballocation.create_buffer_144_3
-dEQP-VK.api.buffer.suballocation.create_buffer_145_3
-dEQP-VK.api.buffer.suballocation.create_buffer_146_3
-dEQP-VK.api.buffer.suballocation.create_buffer_147_3
-dEQP-VK.api.buffer.suballocation.create_buffer_148_3
-dEQP-VK.api.buffer.suballocation.create_buffer_149_3
-dEQP-VK.api.buffer.suballocation.create_buffer_150_3
-dEQP-VK.api.buffer.suballocation.create_buffer_151_3
-dEQP-VK.api.buffer.suballocation.create_buffer_152_3
-dEQP-VK.api.buffer.suballocation.create_buffer_153_3
-dEQP-VK.api.buffer.suballocation.create_buffer_154_3
-dEQP-VK.api.buffer.suballocation.create_buffer_155_3
-dEQP-VK.api.buffer.suballocation.create_buffer_156_3
-dEQP-VK.api.buffer.suballocation.create_buffer_157_3
-dEQP-VK.api.buffer.suballocation.create_buffer_158_3
-dEQP-VK.api.buffer.suballocation.create_buffer_159_3
-dEQP-VK.api.buffer.suballocation.create_buffer_160_3
-dEQP-VK.api.buffer.suballocation.create_buffer_161_3
-dEQP-VK.api.buffer.suballocation.create_buffer_162_3
-dEQP-VK.api.buffer.suballocation.create_buffer_163_3
-dEQP-VK.api.buffer.suballocation.create_buffer_164_3
-dEQP-VK.api.buffer.suballocation.create_buffer_165_3
-dEQP-VK.api.buffer.suballocation.create_buffer_166_3
-dEQP-VK.api.buffer.suballocation.create_buffer_167_3
-dEQP-VK.api.buffer.suballocation.create_buffer_168_3
-dEQP-VK.api.buffer.suballocation.create_buffer_169_3
-dEQP-VK.api.buffer.suballocation.create_buffer_170_3
-dEQP-VK.api.buffer.suballocation.create_buffer_171_3
-dEQP-VK.api.buffer.suballocation.create_buffer_172_3
-dEQP-VK.api.buffer.suballocation.create_buffer_173_3
-dEQP-VK.api.buffer.suballocation.create_buffer_174_3
-dEQP-VK.api.buffer.suballocation.create_buffer_175_3
-dEQP-VK.api.buffer.suballocation.create_buffer_176_3
-dEQP-VK.api.buffer.suballocation.create_buffer_177_3
-dEQP-VK.api.buffer.suballocation.create_buffer_178_3
-dEQP-VK.api.buffer.suballocation.create_buffer_179_3
-dEQP-VK.api.buffer.suballocation.create_buffer_180_3
-dEQP-VK.api.buffer.suballocation.create_buffer_181_3
-dEQP-VK.api.buffer.suballocation.create_buffer_182_3
-dEQP-VK.api.buffer.suballocation.create_buffer_183_3
-dEQP-VK.api.buffer.suballocation.create_buffer_184_3
-dEQP-VK.api.buffer.suballocation.create_buffer_185_3
-dEQP-VK.api.buffer.suballocation.create_buffer_186_3
-dEQP-VK.api.buffer.suballocation.create_buffer_187_3
-dEQP-VK.api.buffer.suballocation.create_buffer_188_3
-dEQP-VK.api.buffer.suballocation.create_buffer_189_3
-dEQP-VK.api.buffer.suballocation.create_buffer_190_3
-dEQP-VK.api.buffer.suballocation.create_buffer_191_3
-dEQP-VK.api.buffer.suballocation.create_buffer_192_3
-dEQP-VK.api.buffer.suballocation.create_buffer_193_3
-dEQP-VK.api.buffer.suballocation.create_buffer_194_3
-dEQP-VK.api.buffer.suballocation.create_buffer_195_3
-dEQP-VK.api.buffer.suballocation.create_buffer_196_3
-dEQP-VK.api.buffer.suballocation.create_buffer_197_3
-dEQP-VK.api.buffer.suballocation.create_buffer_198_3
-dEQP-VK.api.buffer.suballocation.create_buffer_199_3
-dEQP-VK.api.buffer.suballocation.create_buffer_200_3
-dEQP-VK.api.buffer.suballocation.create_buffer_201_3
-dEQP-VK.api.buffer.suballocation.create_buffer_202_3
-dEQP-VK.api.buffer.suballocation.create_buffer_203_3
-dEQP-VK.api.buffer.suballocation.create_buffer_204_3
-dEQP-VK.api.buffer.suballocation.create_buffer_205_3
-dEQP-VK.api.buffer.suballocation.create_buffer_206_3
-dEQP-VK.api.buffer.suballocation.create_buffer_207_3
-dEQP-VK.api.buffer.suballocation.create_buffer_208_3
-dEQP-VK.api.buffer.suballocation.create_buffer_209_3
-dEQP-VK.api.buffer.suballocation.create_buffer_210_3
-dEQP-VK.api.buffer.suballocation.create_buffer_211_3
-dEQP-VK.api.buffer.suballocation.create_buffer_212_3
-dEQP-VK.api.buffer.suballocation.create_buffer_213_3
-dEQP-VK.api.buffer.suballocation.create_buffer_214_3
-dEQP-VK.api.buffer.suballocation.create_buffer_215_3
-dEQP-VK.api.buffer.suballocation.create_buffer_216_3
-dEQP-VK.api.buffer.suballocation.create_buffer_217_3
-dEQP-VK.api.buffer.suballocation.create_buffer_218_3
-dEQP-VK.api.buffer.suballocation.create_buffer_219_3
-dEQP-VK.api.buffer.suballocation.create_buffer_220_3
-dEQP-VK.api.buffer.suballocation.create_buffer_221_3
-dEQP-VK.api.buffer.suballocation.create_buffer_222_3
-dEQP-VK.api.buffer.suballocation.create_buffer_223_3
-dEQP-VK.api.buffer.suballocation.create_buffer_224_3
-dEQP-VK.api.buffer.suballocation.create_buffer_225_3
-dEQP-VK.api.buffer.suballocation.create_buffer_226_3
-dEQP-VK.api.buffer.suballocation.create_buffer_227_3
-dEQP-VK.api.buffer.suballocation.create_buffer_228_3
-dEQP-VK.api.buffer.suballocation.create_buffer_229_3
-dEQP-VK.api.buffer.suballocation.create_buffer_230_3
-dEQP-VK.api.buffer.suballocation.create_buffer_231_3
-dEQP-VK.api.buffer.suballocation.create_buffer_232_3
-dEQP-VK.api.buffer.suballocation.create_buffer_233_3
-dEQP-VK.api.buffer.suballocation.create_buffer_234_3
-dEQP-VK.api.buffer.suballocation.create_buffer_235_3
-dEQP-VK.api.buffer.suballocation.create_buffer_236_3
-dEQP-VK.api.buffer.suballocation.create_buffer_237_3
-dEQP-VK.api.buffer.suballocation.create_buffer_238_3
-dEQP-VK.api.buffer.suballocation.create_buffer_239_3
-dEQP-VK.api.buffer.suballocation.create_buffer_240_3
-dEQP-VK.api.buffer.suballocation.create_buffer_241_3
-dEQP-VK.api.buffer.suballocation.create_buffer_242_3
-dEQP-VK.api.buffer.suballocation.create_buffer_243_3
-dEQP-VK.api.buffer.suballocation.create_buffer_244_3
-dEQP-VK.api.buffer.suballocation.create_buffer_245_3
-dEQP-VK.api.buffer.suballocation.create_buffer_246_3
-dEQP-VK.api.buffer.suballocation.create_buffer_247_3
-dEQP-VK.api.buffer.suballocation.create_buffer_248_3
-dEQP-VK.api.buffer.suballocation.create_buffer_249_3
-dEQP-VK.api.buffer.suballocation.create_buffer_250_3
-dEQP-VK.api.buffer.suballocation.create_buffer_251_3
-dEQP-VK.api.buffer.suballocation.create_buffer_252_3
-dEQP-VK.api.buffer.suballocation.create_buffer_253_3
-dEQP-VK.api.buffer.suballocation.create_buffer_254_3
-dEQP-VK.api.buffer.suballocation.create_buffer_255_3
-dEQP-VK.api.buffer.suballocation.create_buffer_1_5
-dEQP-VK.api.buffer.suballocation.create_buffer_2_5
-dEQP-VK.api.buffer.suballocation.create_buffer_3_5
-dEQP-VK.api.buffer.suballocation.create_buffer_4_5
-dEQP-VK.api.buffer.suballocation.create_buffer_5_5
-dEQP-VK.api.buffer.suballocation.create_buffer_6_5
-dEQP-VK.api.buffer.suballocation.create_buffer_7_5
-dEQP-VK.api.buffer.suballocation.create_buffer_8_5
-dEQP-VK.api.buffer.suballocation.create_buffer_9_5
-dEQP-VK.api.buffer.suballocation.create_buffer_10_5
-dEQP-VK.api.buffer.suballocation.create_buffer_11_5
-dEQP-VK.api.buffer.suballocation.create_buffer_12_5
-dEQP-VK.api.buffer.suballocation.create_buffer_13_5
-dEQP-VK.api.buffer.suballocation.create_buffer_14_5
-dEQP-VK.api.buffer.suballocation.create_buffer_15_5
-dEQP-VK.api.buffer.suballocation.create_buffer_16_5
-dEQP-VK.api.buffer.suballocation.create_buffer_17_5
-dEQP-VK.api.buffer.suballocation.create_buffer_18_5
-dEQP-VK.api.buffer.suballocation.create_buffer_19_5
-dEQP-VK.api.buffer.suballocation.create_buffer_20_5
-dEQP-VK.api.buffer.suballocation.create_buffer_21_5
-dEQP-VK.api.buffer.suballocation.create_buffer_22_5
-dEQP-VK.api.buffer.suballocation.create_buffer_23_5
-dEQP-VK.api.buffer.suballocation.create_buffer_24_5
-dEQP-VK.api.buffer.suballocation.create_buffer_25_5
-dEQP-VK.api.buffer.suballocation.create_buffer_26_5
-dEQP-VK.api.buffer.suballocation.create_buffer_27_5
-dEQP-VK.api.buffer.suballocation.create_buffer_28_5
-dEQP-VK.api.buffer.suballocation.create_buffer_29_5
-dEQP-VK.api.buffer.suballocation.create_buffer_30_5
-dEQP-VK.api.buffer.suballocation.create_buffer_31_5
-dEQP-VK.api.buffer.suballocation.create_buffer_32_5
-dEQP-VK.api.buffer.suballocation.create_buffer_33_5
-dEQP-VK.api.buffer.suballocation.create_buffer_34_5
-dEQP-VK.api.buffer.suballocation.create_buffer_35_5
-dEQP-VK.api.buffer.suballocation.create_buffer_36_5
-dEQP-VK.api.buffer.suballocation.create_buffer_37_5
-dEQP-VK.api.buffer.suballocation.create_buffer_38_5
-dEQP-VK.api.buffer.suballocation.create_buffer_39_5
-dEQP-VK.api.buffer.suballocation.create_buffer_40_5
-dEQP-VK.api.buffer.suballocation.create_buffer_41_5
-dEQP-VK.api.buffer.suballocation.create_buffer_42_5
-dEQP-VK.api.buffer.suballocation.create_buffer_43_5
-dEQP-VK.api.buffer.suballocation.create_buffer_44_5
-dEQP-VK.api.buffer.suballocation.create_buffer_45_5
-dEQP-VK.api.buffer.suballocation.create_buffer_46_5
-dEQP-VK.api.buffer.suballocation.create_buffer_47_5
-dEQP-VK.api.buffer.suballocation.create_buffer_48_5
-dEQP-VK.api.buffer.suballocation.create_buffer_49_5
-dEQP-VK.api.buffer.suballocation.create_buffer_50_5
-dEQP-VK.api.buffer.suballocation.create_buffer_51_5
-dEQP-VK.api.buffer.suballocation.create_buffer_52_5
-dEQP-VK.api.buffer.suballocation.create_buffer_53_5
-dEQP-VK.api.buffer.suballocation.create_buffer_54_5
-dEQP-VK.api.buffer.suballocation.create_buffer_55_5
-dEQP-VK.api.buffer.suballocation.create_buffer_56_5
-dEQP-VK.api.buffer.suballocation.create_buffer_57_5
-dEQP-VK.api.buffer.suballocation.create_buffer_58_5
-dEQP-VK.api.buffer.suballocation.create_buffer_59_5
-dEQP-VK.api.buffer.suballocation.create_buffer_60_5
-dEQP-VK.api.buffer.suballocation.create_buffer_61_5
-dEQP-VK.api.buffer.suballocation.create_buffer_62_5
-dEQP-VK.api.buffer.suballocation.create_buffer_63_5
-dEQP-VK.api.buffer.suballocation.create_buffer_64_5
-dEQP-VK.api.buffer.suballocation.create_buffer_65_5
-dEQP-VK.api.buffer.suballocation.create_buffer_66_5
-dEQP-VK.api.buffer.suballocation.create_buffer_67_5
-dEQP-VK.api.buffer.suballocation.create_buffer_68_5
-dEQP-VK.api.buffer.suballocation.create_buffer_69_5
-dEQP-VK.api.buffer.suballocation.create_buffer_70_5
-dEQP-VK.api.buffer.suballocation.create_buffer_71_5
-dEQP-VK.api.buffer.suballocation.create_buffer_72_5
-dEQP-VK.api.buffer.suballocation.create_buffer_73_5
-dEQP-VK.api.buffer.suballocation.create_buffer_74_5
-dEQP-VK.api.buffer.suballocation.create_buffer_75_5
-dEQP-VK.api.buffer.suballocation.create_buffer_76_5
-dEQP-VK.api.buffer.suballocation.create_buffer_77_5
-dEQP-VK.api.buffer.suballocation.create_buffer_78_5
-dEQP-VK.api.buffer.suballocation.create_buffer_79_5
-dEQP-VK.api.buffer.suballocation.create_buffer_80_5
-dEQP-VK.api.buffer.suballocation.create_buffer_81_5
-dEQP-VK.api.buffer.suballocation.create_buffer_82_5
-dEQP-VK.api.buffer.suballocation.create_buffer_83_5
-dEQP-VK.api.buffer.suballocation.create_buffer_84_5
-dEQP-VK.api.buffer.suballocation.create_buffer_85_5
-dEQP-VK.api.buffer.suballocation.create_buffer_86_5
-dEQP-VK.api.buffer.suballocation.create_buffer_87_5
-dEQP-VK.api.buffer.suballocation.create_buffer_88_5
-dEQP-VK.api.buffer.suballocation.create_buffer_89_5
-dEQP-VK.api.buffer.suballocation.create_buffer_90_5
-dEQP-VK.api.buffer.suballocation.create_buffer_91_5
-dEQP-VK.api.buffer.suballocation.create_buffer_92_5
-dEQP-VK.api.buffer.suballocation.create_buffer_93_5
-dEQP-VK.api.buffer.suballocation.create_buffer_94_5
-dEQP-VK.api.buffer.suballocation.create_buffer_95_5
-dEQP-VK.api.buffer.suballocation.create_buffer_96_5
-dEQP-VK.api.buffer.suballocation.create_buffer_97_5
-dEQP-VK.api.buffer.suballocation.create_buffer_98_5
-dEQP-VK.api.buffer.suballocation.create_buffer_99_5
-dEQP-VK.api.buffer.suballocation.create_buffer_100_5
-dEQP-VK.api.buffer.suballocation.create_buffer_101_5
-dEQP-VK.api.buffer.suballocation.create_buffer_102_5
-dEQP-VK.api.buffer.suballocation.create_buffer_103_5
-dEQP-VK.api.buffer.suballocation.create_buffer_104_5
-dEQP-VK.api.buffer.suballocation.create_buffer_105_5
-dEQP-VK.api.buffer.suballocation.create_buffer_106_5
-dEQP-VK.api.buffer.suballocation.create_buffer_107_5
-dEQP-VK.api.buffer.suballocation.create_buffer_108_5
-dEQP-VK.api.buffer.suballocation.create_buffer_109_5
-dEQP-VK.api.buffer.suballocation.create_buffer_110_5
-dEQP-VK.api.buffer.suballocation.create_buffer_111_5
-dEQP-VK.api.buffer.suballocation.create_buffer_112_5
-dEQP-VK.api.buffer.suballocation.create_buffer_113_5
-dEQP-VK.api.buffer.suballocation.create_buffer_114_5
-dEQP-VK.api.buffer.suballocation.create_buffer_115_5
-dEQP-VK.api.buffer.suballocation.create_buffer_116_5
-dEQP-VK.api.buffer.suballocation.create_buffer_117_5
-dEQP-VK.api.buffer.suballocation.create_buffer_118_5
-dEQP-VK.api.buffer.suballocation.create_buffer_119_5
-dEQP-VK.api.buffer.suballocation.create_buffer_120_5
-dEQP-VK.api.buffer.suballocation.create_buffer_121_5
-dEQP-VK.api.buffer.suballocation.create_buffer_122_5
-dEQP-VK.api.buffer.suballocation.create_buffer_123_5
-dEQP-VK.api.buffer.suballocation.create_buffer_124_5
-dEQP-VK.api.buffer.suballocation.create_buffer_125_5
-dEQP-VK.api.buffer.suballocation.create_buffer_126_5
-dEQP-VK.api.buffer.suballocation.create_buffer_127_5
-dEQP-VK.api.buffer.suballocation.create_buffer_128_5
-dEQP-VK.api.buffer.suballocation.create_buffer_129_5
-dEQP-VK.api.buffer.suballocation.create_buffer_130_5
-dEQP-VK.api.buffer.suballocation.create_buffer_131_5
-dEQP-VK.api.buffer.suballocation.create_buffer_132_5
-dEQP-VK.api.buffer.suballocation.create_buffer_133_5
-dEQP-VK.api.buffer.suballocation.create_buffer_134_5
-dEQP-VK.api.buffer.suballocation.create_buffer_135_5
-dEQP-VK.api.buffer.suballocation.create_buffer_136_5
-dEQP-VK.api.buffer.suballocation.create_buffer_137_5
-dEQP-VK.api.buffer.suballocation.create_buffer_138_5
-dEQP-VK.api.buffer.suballocation.create_buffer_139_5
-dEQP-VK.api.buffer.suballocation.create_buffer_140_5
-dEQP-VK.api.buffer.suballocation.create_buffer_141_5
-dEQP-VK.api.buffer.suballocation.create_buffer_142_5
-dEQP-VK.api.buffer.suballocation.create_buffer_143_5
-dEQP-VK.api.buffer.suballocation.create_buffer_144_5
-dEQP-VK.api.buffer.suballocation.create_buffer_145_5
-dEQP-VK.api.buffer.suballocation.create_buffer_146_5
-dEQP-VK.api.buffer.suballocation.create_buffer_147_5
-dEQP-VK.api.buffer.suballocation.create_buffer_148_5
-dEQP-VK.api.buffer.suballocation.create_buffer_149_5
-dEQP-VK.api.buffer.suballocation.create_buffer_150_5
-dEQP-VK.api.buffer.suballocation.create_buffer_151_5
-dEQP-VK.api.buffer.suballocation.create_buffer_152_5
-dEQP-VK.api.buffer.suballocation.create_buffer_153_5
-dEQP-VK.api.buffer.suballocation.create_buffer_154_5
-dEQP-VK.api.buffer.suballocation.create_buffer_155_5
-dEQP-VK.api.buffer.suballocation.create_buffer_156_5
-dEQP-VK.api.buffer.suballocation.create_buffer_157_5
-dEQP-VK.api.buffer.suballocation.create_buffer_158_5
-dEQP-VK.api.buffer.suballocation.create_buffer_159_5
-dEQP-VK.api.buffer.suballocation.create_buffer_160_5
-dEQP-VK.api.buffer.suballocation.create_buffer_161_5
-dEQP-VK.api.buffer.suballocation.create_buffer_162_5
-dEQP-VK.api.buffer.suballocation.create_buffer_163_5
-dEQP-VK.api.buffer.suballocation.create_buffer_164_5
-dEQP-VK.api.buffer.suballocation.create_buffer_165_5
-dEQP-VK.api.buffer.suballocation.create_buffer_166_5
-dEQP-VK.api.buffer.suballocation.create_buffer_167_5
-dEQP-VK.api.buffer.suballocation.create_buffer_168_5
-dEQP-VK.api.buffer.suballocation.create_buffer_169_5
-dEQP-VK.api.buffer.suballocation.create_buffer_170_5
-dEQP-VK.api.buffer.suballocation.create_buffer_171_5
-dEQP-VK.api.buffer.suballocation.create_buffer_172_5
-dEQP-VK.api.buffer.suballocation.create_buffer_173_5
-dEQP-VK.api.buffer.suballocation.create_buffer_174_5
-dEQP-VK.api.buffer.suballocation.create_buffer_175_5
-dEQP-VK.api.buffer.suballocation.create_buffer_176_5
-dEQP-VK.api.buffer.suballocation.create_buffer_177_5
-dEQP-VK.api.buffer.suballocation.create_buffer_178_5
-dEQP-VK.api.buffer.suballocation.create_buffer_179_5
-dEQP-VK.api.buffer.suballocation.create_buffer_180_5
-dEQP-VK.api.buffer.suballocation.create_buffer_181_5
-dEQP-VK.api.buffer.suballocation.create_buffer_182_5
-dEQP-VK.api.buffer.suballocation.create_buffer_183_5
-dEQP-VK.api.buffer.suballocation.create_buffer_184_5
-dEQP-VK.api.buffer.suballocation.create_buffer_185_5
-dEQP-VK.api.buffer.suballocation.create_buffer_186_5
-dEQP-VK.api.buffer.suballocation.create_buffer_187_5
-dEQP-VK.api.buffer.suballocation.create_buffer_188_5
-dEQP-VK.api.buffer.suballocation.create_buffer_189_5
-dEQP-VK.api.buffer.suballocation.create_buffer_190_5
-dEQP-VK.api.buffer.suballocation.create_buffer_191_5
-dEQP-VK.api.buffer.suballocation.create_buffer_192_5
-dEQP-VK.api.buffer.suballocation.create_buffer_193_5
-dEQP-VK.api.buffer.suballocation.create_buffer_194_5
-dEQP-VK.api.buffer.suballocation.create_buffer_195_5
-dEQP-VK.api.buffer.suballocation.create_buffer_196_5
-dEQP-VK.api.buffer.suballocation.create_buffer_197_5
-dEQP-VK.api.buffer.suballocation.create_buffer_198_5
-dEQP-VK.api.buffer.suballocation.create_buffer_199_5
-dEQP-VK.api.buffer.suballocation.create_buffer_200_5
-dEQP-VK.api.buffer.suballocation.create_buffer_201_5
-dEQP-VK.api.buffer.suballocation.create_buffer_202_5
-dEQP-VK.api.buffer.suballocation.create_buffer_203_5
-dEQP-VK.api.buffer.suballocation.create_buffer_204_5
-dEQP-VK.api.buffer.suballocation.create_buffer_205_5
-dEQP-VK.api.buffer.suballocation.create_buffer_206_5
-dEQP-VK.api.buffer.suballocation.create_buffer_207_5
-dEQP-VK.api.buffer.suballocation.create_buffer_208_5
-dEQP-VK.api.buffer.suballocation.create_buffer_209_5
-dEQP-VK.api.buffer.suballocation.create_buffer_210_5
-dEQP-VK.api.buffer.suballocation.create_buffer_211_5
-dEQP-VK.api.buffer.suballocation.create_buffer_212_5
-dEQP-VK.api.buffer.suballocation.create_buffer_213_5
-dEQP-VK.api.buffer.suballocation.create_buffer_214_5
-dEQP-VK.api.buffer.suballocation.create_buffer_215_5
-dEQP-VK.api.buffer.suballocation.create_buffer_216_5
-dEQP-VK.api.buffer.suballocation.create_buffer_217_5
-dEQP-VK.api.buffer.suballocation.create_buffer_218_5
-dEQP-VK.api.buffer.suballocation.create_buffer_219_5
-dEQP-VK.api.buffer.suballocation.create_buffer_220_5
-dEQP-VK.api.buffer.suballocation.create_buffer_221_5
-dEQP-VK.api.buffer.suballocation.create_buffer_222_5
-dEQP-VK.api.buffer.suballocation.create_buffer_223_5
-dEQP-VK.api.buffer.suballocation.create_buffer_224_5
-dEQP-VK.api.buffer.suballocation.create_buffer_225_5
-dEQP-VK.api.buffer.suballocation.create_buffer_226_5
-dEQP-VK.api.buffer.suballocation.create_buffer_227_5
-dEQP-VK.api.buffer.suballocation.create_buffer_228_5
-dEQP-VK.api.buffer.suballocation.create_buffer_229_5
-dEQP-VK.api.buffer.suballocation.create_buffer_230_5
-dEQP-VK.api.buffer.suballocation.create_buffer_231_5
-dEQP-VK.api.buffer.suballocation.create_buffer_232_5
-dEQP-VK.api.buffer.suballocation.create_buffer_233_5
-dEQP-VK.api.buffer.suballocation.create_buffer_234_5
-dEQP-VK.api.buffer.suballocation.create_buffer_235_5
-dEQP-VK.api.buffer.suballocation.create_buffer_236_5
-dEQP-VK.api.buffer.suballocation.create_buffer_237_5
-dEQP-VK.api.buffer.suballocation.create_buffer_238_5
-dEQP-VK.api.buffer.suballocation.create_buffer_239_5
-dEQP-VK.api.buffer.suballocation.create_buffer_240_5
-dEQP-VK.api.buffer.suballocation.create_buffer_241_5
-dEQP-VK.api.buffer.suballocation.create_buffer_242_5
-dEQP-VK.api.buffer.suballocation.create_buffer_243_5
-dEQP-VK.api.buffer.suballocation.create_buffer_244_5
-dEQP-VK.api.buffer.suballocation.create_buffer_245_5
-dEQP-VK.api.buffer.suballocation.create_buffer_246_5
-dEQP-VK.api.buffer.suballocation.create_buffer_247_5
-dEQP-VK.api.buffer.suballocation.create_buffer_248_5
-dEQP-VK.api.buffer.suballocation.create_buffer_249_5
-dEQP-VK.api.buffer.suballocation.create_buffer_250_5
-dEQP-VK.api.buffer.suballocation.create_buffer_251_5
-dEQP-VK.api.buffer.suballocation.create_buffer_252_5
-dEQP-VK.api.buffer.suballocation.create_buffer_253_5
-dEQP-VK.api.buffer.suballocation.create_buffer_254_5
-dEQP-VK.api.buffer.suballocation.create_buffer_255_5
-dEQP-VK.api.buffer.suballocation.create_buffer_1_7
-dEQP-VK.api.buffer.suballocation.create_buffer_2_7
-dEQP-VK.api.buffer.suballocation.create_buffer_3_7
-dEQP-VK.api.buffer.suballocation.create_buffer_4_7
-dEQP-VK.api.buffer.suballocation.create_buffer_5_7
-dEQP-VK.api.buffer.suballocation.create_buffer_6_7
-dEQP-VK.api.buffer.suballocation.create_buffer_7_7
-dEQP-VK.api.buffer.suballocation.create_buffer_8_7
-dEQP-VK.api.buffer.suballocation.create_buffer_9_7
-dEQP-VK.api.buffer.suballocation.create_buffer_10_7
-dEQP-VK.api.buffer.suballocation.create_buffer_11_7
-dEQP-VK.api.buffer.suballocation.create_buffer_12_7
-dEQP-VK.api.buffer.suballocation.create_buffer_13_7
-dEQP-VK.api.buffer.suballocation.create_buffer_14_7
-dEQP-VK.api.buffer.suballocation.create_buffer_15_7
-dEQP-VK.api.buffer.suballocation.create_buffer_16_7
-dEQP-VK.api.buffer.suballocation.create_buffer_17_7
-dEQP-VK.api.buffer.suballocation.create_buffer_18_7
-dEQP-VK.api.buffer.suballocation.create_buffer_19_7
-dEQP-VK.api.buffer.suballocation.create_buffer_20_7
-dEQP-VK.api.buffer.suballocation.create_buffer_21_7
-dEQP-VK.api.buffer.suballocation.create_buffer_22_7
-dEQP-VK.api.buffer.suballocation.create_buffer_23_7
-dEQP-VK.api.buffer.suballocation.create_buffer_24_7
-dEQP-VK.api.buffer.suballocation.create_buffer_25_7
-dEQP-VK.api.buffer.suballocation.create_buffer_26_7
-dEQP-VK.api.buffer.suballocation.create_buffer_27_7
-dEQP-VK.api.buffer.suballocation.create_buffer_28_7
-dEQP-VK.api.buffer.suballocation.create_buffer_29_7
-dEQP-VK.api.buffer.suballocation.create_buffer_30_7
-dEQP-VK.api.buffer.suballocation.create_buffer_31_7
-dEQP-VK.api.buffer.suballocation.create_buffer_32_7
-dEQP-VK.api.buffer.suballocation.create_buffer_33_7
-dEQP-VK.api.buffer.suballocation.create_buffer_34_7
-dEQP-VK.api.buffer.suballocation.create_buffer_35_7
-dEQP-VK.api.buffer.suballocation.create_buffer_36_7
-dEQP-VK.api.buffer.suballocation.create_buffer_37_7
-dEQP-VK.api.buffer.suballocation.create_buffer_38_7
-dEQP-VK.api.buffer.suballocation.create_buffer_39_7
-dEQP-VK.api.buffer.suballocation.create_buffer_40_7
-dEQP-VK.api.buffer.suballocation.create_buffer_41_7
-dEQP-VK.api.buffer.suballocation.create_buffer_42_7
-dEQP-VK.api.buffer.suballocation.create_buffer_43_7
-dEQP-VK.api.buffer.suballocation.create_buffer_44_7
-dEQP-VK.api.buffer.suballocation.create_buffer_45_7
-dEQP-VK.api.buffer.suballocation.create_buffer_46_7
-dEQP-VK.api.buffer.suballocation.create_buffer_47_7
-dEQP-VK.api.buffer.suballocation.create_buffer_48_7
-dEQP-VK.api.buffer.suballocation.create_buffer_49_7
-dEQP-VK.api.buffer.suballocation.create_buffer_50_7
-dEQP-VK.api.buffer.suballocation.create_buffer_51_7
-dEQP-VK.api.buffer.suballocation.create_buffer_52_7
-dEQP-VK.api.buffer.suballocation.create_buffer_53_7
-dEQP-VK.api.buffer.suballocation.create_buffer_54_7
-dEQP-VK.api.buffer.suballocation.create_buffer_55_7
-dEQP-VK.api.buffer.suballocation.create_buffer_56_7
-dEQP-VK.api.buffer.suballocation.create_buffer_57_7
-dEQP-VK.api.buffer.suballocation.create_buffer_58_7
-dEQP-VK.api.buffer.suballocation.create_buffer_59_7
-dEQP-VK.api.buffer.suballocation.create_buffer_60_7
-dEQP-VK.api.buffer.suballocation.create_buffer_61_7
-dEQP-VK.api.buffer.suballocation.create_buffer_62_7
-dEQP-VK.api.buffer.suballocation.create_buffer_63_7
-dEQP-VK.api.buffer.suballocation.create_buffer_64_7
-dEQP-VK.api.buffer.suballocation.create_buffer_65_7
-dEQP-VK.api.buffer.suballocation.create_buffer_66_7
-dEQP-VK.api.buffer.suballocation.create_buffer_67_7
-dEQP-VK.api.buffer.suballocation.create_buffer_68_7
-dEQP-VK.api.buffer.suballocation.create_buffer_69_7
-dEQP-VK.api.buffer.suballocation.create_buffer_70_7
-dEQP-VK.api.buffer.suballocation.create_buffer_71_7
-dEQP-VK.api.buffer.suballocation.create_buffer_72_7
-dEQP-VK.api.buffer.suballocation.create_buffer_73_7
-dEQP-VK.api.buffer.suballocation.create_buffer_74_7
-dEQP-VK.api.buffer.suballocation.create_buffer_75_7
-dEQP-VK.api.buffer.suballocation.create_buffer_76_7
-dEQP-VK.api.buffer.suballocation.create_buffer_77_7
-dEQP-VK.api.buffer.suballocation.create_buffer_78_7
-dEQP-VK.api.buffer.suballocation.create_buffer_79_7
-dEQP-VK.api.buffer.suballocation.create_buffer_80_7
-dEQP-VK.api.buffer.suballocation.create_buffer_81_7
-dEQP-VK.api.buffer.suballocation.create_buffer_82_7
-dEQP-VK.api.buffer.suballocation.create_buffer_83_7
-dEQP-VK.api.buffer.suballocation.create_buffer_84_7
-dEQP-VK.api.buffer.suballocation.create_buffer_85_7
-dEQP-VK.api.buffer.suballocation.create_buffer_86_7
-dEQP-VK.api.buffer.suballocation.create_buffer_87_7
-dEQP-VK.api.buffer.suballocation.create_buffer_88_7
-dEQP-VK.api.buffer.suballocation.create_buffer_89_7
-dEQP-VK.api.buffer.suballocation.create_buffer_90_7
-dEQP-VK.api.buffer.suballocation.create_buffer_91_7
-dEQP-VK.api.buffer.suballocation.create_buffer_92_7
-dEQP-VK.api.buffer.suballocation.create_buffer_93_7
-dEQP-VK.api.buffer.suballocation.create_buffer_94_7
-dEQP-VK.api.buffer.suballocation.create_buffer_95_7
-dEQP-VK.api.buffer.suballocation.create_buffer_96_7
-dEQP-VK.api.buffer.suballocation.create_buffer_97_7
-dEQP-VK.api.buffer.suballocation.create_buffer_98_7
-dEQP-VK.api.buffer.suballocation.create_buffer_99_7
-dEQP-VK.api.buffer.suballocation.create_buffer_100_7
-dEQP-VK.api.buffer.suballocation.create_buffer_101_7
-dEQP-VK.api.buffer.suballocation.create_buffer_102_7
-dEQP-VK.api.buffer.suballocation.create_buffer_103_7
-dEQP-VK.api.buffer.suballocation.create_buffer_104_7
-dEQP-VK.api.buffer.suballocation.create_buffer_105_7
-dEQP-VK.api.buffer.suballocation.create_buffer_106_7
-dEQP-VK.api.buffer.suballocation.create_buffer_107_7
-dEQP-VK.api.buffer.suballocation.create_buffer_108_7
-dEQP-VK.api.buffer.suballocation.create_buffer_109_7
-dEQP-VK.api.buffer.suballocation.create_buffer_110_7
-dEQP-VK.api.buffer.suballocation.create_buffer_111_7
-dEQP-VK.api.buffer.suballocation.create_buffer_112_7
-dEQP-VK.api.buffer.suballocation.create_buffer_113_7
-dEQP-VK.api.buffer.suballocation.create_buffer_114_7
-dEQP-VK.api.buffer.suballocation.create_buffer_115_7
-dEQP-VK.api.buffer.suballocation.create_buffer_116_7
-dEQP-VK.api.buffer.suballocation.create_buffer_117_7
-dEQP-VK.api.buffer.suballocation.create_buffer_118_7
-dEQP-VK.api.buffer.suballocation.create_buffer_119_7
-dEQP-VK.api.buffer.suballocation.create_buffer_120_7
-dEQP-VK.api.buffer.suballocation.create_buffer_121_7
-dEQP-VK.api.buffer.suballocation.create_buffer_122_7
-dEQP-VK.api.buffer.suballocation.create_buffer_123_7
-dEQP-VK.api.buffer.suballocation.create_buffer_124_7
-dEQP-VK.api.buffer.suballocation.create_buffer_125_7
-dEQP-VK.api.buffer.suballocation.create_buffer_126_7
-dEQP-VK.api.buffer.suballocation.create_buffer_127_7
-dEQP-VK.api.buffer.suballocation.create_buffer_128_7
-dEQP-VK.api.buffer.suballocation.create_buffer_129_7
-dEQP-VK.api.buffer.suballocation.create_buffer_130_7
-dEQP-VK.api.buffer.suballocation.create_buffer_131_7
-dEQP-VK.api.buffer.suballocation.create_buffer_132_7
-dEQP-VK.api.buffer.suballocation.create_buffer_133_7
-dEQP-VK.api.buffer.suballocation.create_buffer_134_7
-dEQP-VK.api.buffer.suballocation.create_buffer_135_7
-dEQP-VK.api.buffer.suballocation.create_buffer_136_7
-dEQP-VK.api.buffer.suballocation.create_buffer_137_7
-dEQP-VK.api.buffer.suballocation.create_buffer_138_7
-dEQP-VK.api.buffer.suballocation.create_buffer_139_7
-dEQP-VK.api.buffer.suballocation.create_buffer_140_7
-dEQP-VK.api.buffer.suballocation.create_buffer_141_7
-dEQP-VK.api.buffer.suballocation.create_buffer_142_7
-dEQP-VK.api.buffer.suballocation.create_buffer_143_7
-dEQP-VK.api.buffer.suballocation.create_buffer_144_7
-dEQP-VK.api.buffer.suballocation.create_buffer_145_7
-dEQP-VK.api.buffer.suballocation.create_buffer_146_7
-dEQP-VK.api.buffer.suballocation.create_buffer_147_7
-dEQP-VK.api.buffer.suballocation.create_buffer_148_7
-dEQP-VK.api.buffer.suballocation.create_buffer_149_7
-dEQP-VK.api.buffer.suballocation.create_buffer_150_7
-dEQP-VK.api.buffer.suballocation.create_buffer_151_7
-dEQP-VK.api.buffer.suballocation.create_buffer_152_7
-dEQP-VK.api.buffer.suballocation.create_buffer_153_7
-dEQP-VK.api.buffer.suballocation.create_buffer_154_7
-dEQP-VK.api.buffer.suballocation.create_buffer_155_7
-dEQP-VK.api.buffer.suballocation.create_buffer_156_7
-dEQP-VK.api.buffer.suballocation.create_buffer_157_7
-dEQP-VK.api.buffer.suballocation.create_buffer_158_7
-dEQP-VK.api.buffer.suballocation.create_buffer_159_7
-dEQP-VK.api.buffer.suballocation.create_buffer_160_7
-dEQP-VK.api.buffer.suballocation.create_buffer_161_7
-dEQP-VK.api.buffer.suballocation.create_buffer_162_7
-dEQP-VK.api.buffer.suballocation.create_buffer_163_7
-dEQP-VK.api.buffer.suballocation.create_buffer_164_7
-dEQP-VK.api.buffer.suballocation.create_buffer_165_7
-dEQP-VK.api.buffer.suballocation.create_buffer_166_7
-dEQP-VK.api.buffer.suballocation.create_buffer_167_7
-dEQP-VK.api.buffer.suballocation.create_buffer_168_7
-dEQP-VK.api.buffer.suballocation.create_buffer_169_7
-dEQP-VK.api.buffer.suballocation.create_buffer_170_7
-dEQP-VK.api.buffer.suballocation.create_buffer_171_7
-dEQP-VK.api.buffer.suballocation.create_buffer_172_7
-dEQP-VK.api.buffer.suballocation.create_buffer_173_7
-dEQP-VK.api.buffer.suballocation.create_buffer_174_7
-dEQP-VK.api.buffer.suballocation.create_buffer_175_7
-dEQP-VK.api.buffer.suballocation.create_buffer_176_7
-dEQP-VK.api.buffer.suballocation.create_buffer_177_7
-dEQP-VK.api.buffer.suballocation.create_buffer_178_7
-dEQP-VK.api.buffer.suballocation.create_buffer_179_7
-dEQP-VK.api.buffer.suballocation.create_buffer_180_7
-dEQP-VK.api.buffer.suballocation.create_buffer_181_7
-dEQP-VK.api.buffer.suballocation.create_buffer_182_7
-dEQP-VK.api.buffer.suballocation.create_buffer_183_7
-dEQP-VK.api.buffer.suballocation.create_buffer_184_7
-dEQP-VK.api.buffer.suballocation.create_buffer_185_7
-dEQP-VK.api.buffer.suballocation.create_buffer_186_7
-dEQP-VK.api.buffer.suballocation.create_buffer_187_7
-dEQP-VK.api.buffer.suballocation.create_buffer_188_7
-dEQP-VK.api.buffer.suballocation.create_buffer_189_7
-dEQP-VK.api.buffer.suballocation.create_buffer_190_7
-dEQP-VK.api.buffer.suballocation.create_buffer_191_7
-dEQP-VK.api.buffer.suballocation.create_buffer_192_7
-dEQP-VK.api.buffer.suballocation.create_buffer_193_7
-dEQP-VK.api.buffer.suballocation.create_buffer_194_7
-dEQP-VK.api.buffer.suballocation.create_buffer_195_7
-dEQP-VK.api.buffer.suballocation.create_buffer_196_7
-dEQP-VK.api.buffer.suballocation.create_buffer_197_7
-dEQP-VK.api.buffer.suballocation.create_buffer_198_7
-dEQP-VK.api.buffer.suballocation.create_buffer_199_7
-dEQP-VK.api.buffer.suballocation.create_buffer_200_7
-dEQP-VK.api.buffer.suballocation.create_buffer_201_7
-dEQP-VK.api.buffer.suballocation.create_buffer_202_7
-dEQP-VK.api.buffer.suballocation.create_buffer_203_7
-dEQP-VK.api.buffer.suballocation.create_buffer_204_7
-dEQP-VK.api.buffer.suballocation.create_buffer_205_7
-dEQP-VK.api.buffer.suballocation.create_buffer_206_7
-dEQP-VK.api.buffer.suballocation.create_buffer_207_7
-dEQP-VK.api.buffer.suballocation.create_buffer_208_7
-dEQP-VK.api.buffer.suballocation.create_buffer_209_7
-dEQP-VK.api.buffer.suballocation.create_buffer_210_7
-dEQP-VK.api.buffer.suballocation.create_buffer_211_7
-dEQP-VK.api.buffer.suballocation.create_buffer_212_7
-dEQP-VK.api.buffer.suballocation.create_buffer_213_7
-dEQP-VK.api.buffer.suballocation.create_buffer_214_7
-dEQP-VK.api.buffer.suballocation.create_buffer_215_7
-dEQP-VK.api.buffer.suballocation.create_buffer_216_7
-dEQP-VK.api.buffer.suballocation.create_buffer_217_7
-dEQP-VK.api.buffer.suballocation.create_buffer_218_7
-dEQP-VK.api.buffer.suballocation.create_buffer_219_7
-dEQP-VK.api.buffer.suballocation.create_buffer_220_7
-dEQP-VK.api.buffer.suballocation.create_buffer_221_7
-dEQP-VK.api.buffer.suballocation.create_buffer_222_7
-dEQP-VK.api.buffer.suballocation.create_buffer_223_7
-dEQP-VK.api.buffer.suballocation.create_buffer_224_7
-dEQP-VK.api.buffer.suballocation.create_buffer_225_7
-dEQP-VK.api.buffer.suballocation.create_buffer_226_7
-dEQP-VK.api.buffer.suballocation.create_buffer_227_7
-dEQP-VK.api.buffer.suballocation.create_buffer_228_7
-dEQP-VK.api.buffer.suballocation.create_buffer_229_7
-dEQP-VK.api.buffer.suballocation.create_buffer_230_7
-dEQP-VK.api.buffer.suballocation.create_buffer_231_7
-dEQP-VK.api.buffer.suballocation.create_buffer_232_7
-dEQP-VK.api.buffer.suballocation.create_buffer_233_7
-dEQP-VK.api.buffer.suballocation.create_buffer_234_7
-dEQP-VK.api.buffer.suballocation.create_buffer_235_7
-dEQP-VK.api.buffer.suballocation.create_buffer_236_7
-dEQP-VK.api.buffer.suballocation.create_buffer_237_7
-dEQP-VK.api.buffer.suballocation.create_buffer_238_7
-dEQP-VK.api.buffer.suballocation.create_buffer_239_7
-dEQP-VK.api.buffer.suballocation.create_buffer_240_7
-dEQP-VK.api.buffer.suballocation.create_buffer_241_7
-dEQP-VK.api.buffer.suballocation.create_buffer_242_7
-dEQP-VK.api.buffer.suballocation.create_buffer_243_7
-dEQP-VK.api.buffer.suballocation.create_buffer_244_7
-dEQP-VK.api.buffer.suballocation.create_buffer_245_7
-dEQP-VK.api.buffer.suballocation.create_buffer_246_7
-dEQP-VK.api.buffer.suballocation.create_buffer_247_7
-dEQP-VK.api.buffer.suballocation.create_buffer_248_7
-dEQP-VK.api.buffer.suballocation.create_buffer_249_7
-dEQP-VK.api.buffer.suballocation.create_buffer_250_7
-dEQP-VK.api.buffer.suballocation.create_buffer_251_7
-dEQP-VK.api.buffer.suballocation.create_buffer_252_7
-dEQP-VK.api.buffer.suballocation.create_buffer_253_7
-dEQP-VK.api.buffer.suballocation.create_buffer_254_7
-dEQP-VK.api.buffer.suballocation.create_buffer_255_7
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_1_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_1_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_2_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_2_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_3_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_3_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_4_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_4_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_5_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_5_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_6_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_6_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_7_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_7_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_8_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_8_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_9_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_9_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_10_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_10_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_11_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_11_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_12_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_12_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_13_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_13_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_14_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_14_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_15_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_15_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_16_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_16_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_17_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_17_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_18_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_18_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_19_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_19_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_20_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_20_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_21_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_21_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_22_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_22_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_23_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_23_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_24_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_24_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_25_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_25_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_26_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_26_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_27_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_27_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_28_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_28_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_29_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_29_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_30_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_30_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_31_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_31_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_32_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_32_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_33_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_33_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_34_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_34_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_35_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_35_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_36_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_36_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_37_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_37_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_38_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_38_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_39_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_39_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_40_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_40_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_41_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_41_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_42_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_42_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_43_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_43_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_44_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_44_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_45_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_45_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_46_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_46_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_47_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_47_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_48_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_48_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_49_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_49_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_50_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_50_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_51_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_51_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_52_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_52_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_53_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_53_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_54_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_54_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_55_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_55_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_56_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_56_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_57_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_57_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_58_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_58_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_59_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_59_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_60_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_60_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_61_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_61_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_62_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_62_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_63_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_63_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_64_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_64_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_65_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_65_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_66_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_66_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_67_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_67_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_68_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_68_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_69_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_69_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_70_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_70_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_71_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_71_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_72_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_72_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_73_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_73_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_74_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_74_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_75_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_75_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_76_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_76_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_77_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_77_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_78_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_78_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_79_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_79_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_80_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_80_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_81_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_81_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_82_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_82_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_83_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_83_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_84_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_84_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_85_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_85_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_86_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_86_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_87_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_87_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_88_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_88_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_89_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_89_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_90_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_90_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_91_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_91_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_92_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_92_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_93_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_93_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_94_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_94_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_95_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_95_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_96_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_96_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_97_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_97_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_98_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_98_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_99_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_99_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_100_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_100_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_101_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_101_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_102_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_102_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_103_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_103_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_104_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_104_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_105_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_105_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_106_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_106_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_107_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_107_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_108_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_108_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_109_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_109_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_110_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_110_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_111_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_111_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_112_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_112_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_113_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_113_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_114_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_114_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_115_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_115_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_116_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_116_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_117_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_117_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_118_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_118_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_119_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_119_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_120_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_120_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_121_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_121_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_122_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_122_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_123_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_123_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_124_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_124_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_125_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_125_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_126_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_126_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_127_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_127_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_128_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_128_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_129_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_129_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_130_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_130_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_131_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_131_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_132_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_132_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_133_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_133_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_134_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_134_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_135_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_135_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_136_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_136_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_137_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_137_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_138_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_138_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_139_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_139_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_140_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_140_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_141_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_141_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_142_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_142_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_143_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_143_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_144_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_144_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_145_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_145_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_146_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_146_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_147_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_147_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_148_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_148_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_149_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_149_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_150_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_150_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_151_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_151_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_152_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_152_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_153_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_153_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_154_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_154_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_155_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_155_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_156_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_156_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_157_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_157_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_158_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_158_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_159_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_159_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_160_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_160_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_161_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_161_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_162_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_162_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_163_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_163_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_164_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_164_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_165_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_165_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_166_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_166_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_167_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_167_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_168_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_168_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_169_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_169_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_170_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_170_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_171_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_171_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_172_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_172_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_173_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_173_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_174_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_174_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_175_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_175_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_176_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_176_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_177_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_177_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_178_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_178_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_179_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_179_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_180_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_180_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_181_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_181_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_182_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_182_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_183_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_183_storage
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_184_uniform
-dEQP-VK.api.buffer_view.create.suballocation.create_buffer_view_184_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_1_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_1_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_2_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_2_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_3_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_3_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_4_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_4_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_5_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_5_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_6_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_6_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_7_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_7_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_8_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_8_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_9_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_9_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_10_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_10_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_11_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_11_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_12_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_12_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_13_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_13_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_14_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_14_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_15_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_15_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_16_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_16_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_17_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_17_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_18_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_18_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_19_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_19_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_20_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_20_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_21_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_21_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_22_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_22_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_23_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_23_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_24_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_24_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_25_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_25_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_26_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_26_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_27_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_27_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_28_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_28_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_29_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_29_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_30_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_30_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_31_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_31_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_32_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_32_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_33_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_33_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_34_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_34_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_35_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_35_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_36_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_36_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_37_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_37_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_38_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_38_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_39_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_39_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_40_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_40_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_41_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_41_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_42_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_42_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_43_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_43_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_44_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_44_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_45_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_45_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_46_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_46_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_47_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_47_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_48_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_48_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_49_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_49_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_50_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_50_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_51_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_51_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_52_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_52_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_53_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_53_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_54_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_54_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_55_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_55_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_56_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_56_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_57_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_57_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_58_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_58_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_59_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_59_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_60_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_60_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_61_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_61_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_62_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_62_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_63_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_63_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_64_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_64_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_65_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_65_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_66_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_66_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_67_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_67_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_68_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_68_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_69_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_69_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_70_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_70_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_71_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_71_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_72_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_72_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_73_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_73_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_74_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_74_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_75_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_75_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_76_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_76_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_77_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_77_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_78_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_78_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_79_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_79_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_80_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_80_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_81_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_81_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_82_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_82_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_83_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_83_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_84_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_84_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_85_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_85_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_86_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_86_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_87_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_87_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_88_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_88_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_89_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_89_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_90_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_90_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_91_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_91_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_92_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_92_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_93_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_93_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_94_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_94_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_95_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_95_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_96_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_96_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_97_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_97_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_98_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_98_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_99_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_99_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_100_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_100_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_101_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_101_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_102_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_102_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_103_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_103_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_104_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_104_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_105_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_105_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_106_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_106_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_107_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_107_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_108_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_108_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_109_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_109_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_110_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_110_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_111_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_111_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_112_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_112_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_113_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_113_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_114_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_114_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_115_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_115_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_116_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_116_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_117_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_117_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_118_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_118_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_119_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_119_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_120_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_120_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_121_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_121_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_122_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_122_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_123_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_123_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_124_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_124_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_125_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_125_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_126_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_126_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_127_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_127_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_128_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_128_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_129_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_129_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_130_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_130_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_131_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_131_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_132_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_132_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_133_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_133_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_134_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_134_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_135_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_135_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_136_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_136_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_137_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_137_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_138_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_138_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_139_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_139_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_140_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_140_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_141_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_141_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_142_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_142_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_143_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_143_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_144_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_144_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_145_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_145_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_146_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_146_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_147_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_147_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_148_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_148_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_149_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_149_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_150_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_150_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_151_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_151_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_152_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_152_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_153_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_153_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_154_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_154_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_155_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_155_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_156_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_156_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_157_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_157_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_158_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_158_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_159_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_159_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_160_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_160_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_161_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_161_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_162_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_162_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_163_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_163_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_164_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_164_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_165_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_165_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_166_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_166_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_167_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_167_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_168_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_168_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_169_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_169_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_170_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_170_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_171_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_171_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_172_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_172_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_173_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_173_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_174_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_174_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_175_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_175_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_176_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_176_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_177_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_177_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_178_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_178_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_179_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_179_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_180_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_180_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_181_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_181_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_182_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_182_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_183_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_183_storage
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_184_uniform
-dEQP-VK.api.buffer_view.create.dedicated_alloc.create_buffer_view_184_storage
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.transfer_dst.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_src.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_src.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_src.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_src.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.create.zero
+dEQP-VK.api.buffer.suballocation.transfer_dst.create.binding
+dEQP-VK.api.buffer.suballocation.transfer_dst.create.binding_residency
+dEQP-VK.api.buffer.suballocation.transfer_dst.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.transfer_dst.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.create.zero
+dEQP-VK.api.buffer.suballocation.uniform_texel.create.binding
+dEQP-VK.api.buffer.suballocation.uniform_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.index.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.index.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.create.zero
+dEQP-VK.api.buffer.suballocation.storage_texel.create.binding
+dEQP-VK.api.buffer.suballocation.storage_texel.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage_texel.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage_texel.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.storage.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.index.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.index.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.uniform.create.zero
+dEQP-VK.api.buffer.suballocation.uniform.create.binding
+dEQP-VK.api.buffer.suballocation.uniform.create.binding_residency
+dEQP-VK.api.buffer.suballocation.uniform.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.uniform.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.storage.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.storage.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage.index.create.zero
+dEQP-VK.api.buffer.suballocation.storage.index.create.binding
+dEQP-VK.api.buffer.suballocation.storage.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.storage.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.storage.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.storage.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.storage.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.storage.create.zero
+dEQP-VK.api.buffer.suballocation.storage.create.binding
+dEQP-VK.api.buffer.suballocation.storage.create.binding_residency
+dEQP-VK.api.buffer.suballocation.storage.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.storage.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.index.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.index.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.index.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.index.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.index.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.index.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.index.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.index.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.index.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.index.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.index.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.index.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.index.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.index.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.index.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.index.create.zero
+dEQP-VK.api.buffer.suballocation.index.create.binding
+dEQP-VK.api.buffer.suballocation.index.create.binding_residency
+dEQP-VK.api.buffer.suballocation.index.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.index.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.vertex.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.vertex.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.vertex.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.vertex.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.vertex.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.vertex.create.zero
+dEQP-VK.api.buffer.suballocation.vertex.create.binding
+dEQP-VK.api.buffer.suballocation.vertex.create.binding_residency
+dEQP-VK.api.buffer.suballocation.vertex.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.vertex.create.binding_residency_aliased
+dEQP-VK.api.buffer.suballocation.indirect.create.zero
+dEQP-VK.api.buffer.suballocation.indirect.create.binding
+dEQP-VK.api.buffer.suballocation.indirect.create.binding_residency
+dEQP-VK.api.buffer.suballocation.indirect.create.binding_aliased
+dEQP-VK.api.buffer.suballocation.indirect.create.binding_residency_aliased
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r4g4_unorm_pack8
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r4g4b4a4_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b4g4r4a4_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r5g6b5_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b5g6r5_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r5g5b5a1_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b5g5r5a1_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a1r5g5b5_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8a8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8a8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8a8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8a8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8a8_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8a8_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r8g8b8a8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8a8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8a8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8a8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8a8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8a8_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8a8_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b8g8r8a8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a8b8g8r8_unorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a8b8g8r8_snorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a8b8g8r8_uscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a8b8g8r8_sscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a8b8g8r8_uint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a8b8g8r8_sint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a8b8g8r8_srgb_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2r10g10b10_unorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2r10g10b10_snorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2r10g10b10_uscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2r10g10b10_sscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2r10g10b10_uint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2r10g10b10_sint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2b10g10r10_unorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2b10g10r10_snorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2b10g10r10_uscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2b10g10r10_sscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2b10g10r10_uint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.a2b10g10r10_sint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16_snorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16_snorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16_snorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16a16_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16a16_snorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16a16_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16a16_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16a16_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16a16_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r16g16b16a16_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32g32_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32g32_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32g32_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32g32b32_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32g32b32_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32g32b32_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32g32b32a32_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32g32b32a32_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r32g32b32a32_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64g64_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64g64_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64g64_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64g64b64_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64g64b64_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64g64b64_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64g64b64a64_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64g64b64a64_sint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.r64g64b64a64_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.b10g11r11_ufloat_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.e5b9g9r9_ufloat_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.d16_unorm
+dEQP-VK.api.buffer_view.create.suballocation.uniform.x8_d24_unorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.uniform.d32_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.uniform.s8_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.d16_unorm_s8_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.d24_unorm_s8_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.d32_sfloat_s8_uint
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc1_rgb_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc1_rgb_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc1_rgba_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc1_rgba_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc2_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc2_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc3_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc3_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc4_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc4_snorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc5_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc5_snorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc6h_ufloat_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc6h_sfloat_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc7_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.bc7_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.etc2_r8g8b8_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.etc2_r8g8b8_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.etc2_r8g8b8a1_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.etc2_r8g8b8a1_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.etc2_r8g8b8a8_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.etc2_r8g8b8a8_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.eac_r11_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.eac_r11_snorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.eac_r11g11_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.eac_r11g11_snorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_4x4_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_4x4_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_5x4_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_5x4_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_5x5_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_5x5_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_6x5_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_6x5_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_6x6_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_6x6_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_8x5_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_8x5_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_8x6_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_8x6_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_8x8_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_8x8_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_10x5_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_10x5_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_10x6_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_10x6_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_10x8_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_10x8_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_10x10_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_10x10_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_12x10_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_12x10_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_12x12_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.uniform.astc_12x12_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.r4g4_unorm_pack8
+dEQP-VK.api.buffer_view.create.suballocation.storage.r4g4b4a4_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.storage.b4g4r4a4_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.storage.r5g6b5_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.storage.b5g6r5_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.storage.r5g5b5a1_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.storage.b5g5r5a1_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.storage.a1r5g5b5_unorm_pack16
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8a8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8a8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8a8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8a8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8a8_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8a8_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r8g8b8a8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8a8_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8a8_snorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8a8_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8a8_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8a8_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8a8_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.b8g8r8a8_srgb
+dEQP-VK.api.buffer_view.create.suballocation.storage.a8b8g8r8_unorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a8b8g8r8_snorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a8b8g8r8_uscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a8b8g8r8_sscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a8b8g8r8_uint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a8b8g8r8_sint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a8b8g8r8_srgb_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2r10g10b10_unorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2r10g10b10_snorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2r10g10b10_uscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2r10g10b10_sscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2r10g10b10_uint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2r10g10b10_sint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2b10g10r10_unorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2b10g10r10_snorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2b10g10r10_uscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2b10g10r10_sscaled_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2b10g10r10_uint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.a2b10g10r10_sint_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16_snorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16_snorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16_snorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16a16_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16a16_snorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16a16_uscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16a16_sscaled
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16a16_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16a16_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r16g16b16a16_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32g32_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32g32_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32g32_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32g32b32_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32g32b32_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32g32b32_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32g32b32a32_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32g32b32a32_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r32g32b32a32_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64g64_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64g64_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64g64_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64g64b64_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64g64b64_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64g64b64_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64g64b64a64_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64g64b64a64_sint
+dEQP-VK.api.buffer_view.create.suballocation.storage.r64g64b64a64_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.b10g11r11_ufloat_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.e5b9g9r9_ufloat_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.d16_unorm
+dEQP-VK.api.buffer_view.create.suballocation.storage.x8_d24_unorm_pack32
+dEQP-VK.api.buffer_view.create.suballocation.storage.d32_sfloat
+dEQP-VK.api.buffer_view.create.suballocation.storage.s8_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.d16_unorm_s8_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.d24_unorm_s8_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.d32_sfloat_s8_uint
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc1_rgb_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc1_rgb_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc1_rgba_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc1_rgba_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc2_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc2_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc3_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc3_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc4_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc4_snorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc5_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc5_snorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc6h_ufloat_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc6h_sfloat_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc7_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.bc7_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.etc2_r8g8b8_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.etc2_r8g8b8_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.etc2_r8g8b8a1_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.etc2_r8g8b8a1_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.etc2_r8g8b8a8_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.etc2_r8g8b8a8_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.eac_r11_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.eac_r11_snorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.eac_r11g11_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.eac_r11g11_snorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_4x4_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_4x4_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_5x4_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_5x4_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_5x5_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_5x5_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_6x5_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_6x5_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_6x6_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_6x6_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_8x5_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_8x5_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_8x6_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_8x6_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_8x8_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_8x8_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_10x5_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_10x5_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_10x6_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_10x6_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_10x8_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_10x8_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_10x10_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_10x10_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_12x10_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_12x10_srgb_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_12x12_unorm_block
+dEQP-VK.api.buffer_view.create.suballocation.storage.astc_12x12_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r4g4_unorm_pack8
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r4g4b4a4_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b4g4r4a4_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r5g6b5_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b5g6r5_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r5g5b5a1_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b5g5r5a1_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a1r5g5b5_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8a8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8a8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8a8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8a8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8a8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8a8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r8g8b8a8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8a8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8a8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8a8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8a8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8a8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8a8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b8g8r8a8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a8b8g8r8_unorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a8b8g8r8_snorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a8b8g8r8_uscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a8b8g8r8_sscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a8b8g8r8_uint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a8b8g8r8_sint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a8b8g8r8_srgb_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2r10g10b10_unorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2r10g10b10_snorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2r10g10b10_uscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2r10g10b10_sscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2r10g10b10_uint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2r10g10b10_sint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2b10g10r10_unorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2b10g10r10_snorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2b10g10r10_uscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2b10g10r10_sscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2b10g10r10_uint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.a2b10g10r10_sint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16a16_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16a16_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16a16_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16a16_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16a16_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16a16_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r16g16b16a16_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32g32_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32g32_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32g32_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32g32b32_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32g32b32_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32g32b32_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32g32b32a32_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32g32b32a32_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r32g32b32a32_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64g64_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64g64_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64g64_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64g64b64_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64g64b64_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64g64b64_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64g64b64a64_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64g64b64a64_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.r64g64b64a64_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.b10g11r11_ufloat_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.e5b9g9r9_ufloat_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.d16_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.x8_d24_unorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.d32_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.s8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.d16_unorm_s8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.d24_unorm_s8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.d32_sfloat_s8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc1_rgb_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc1_rgb_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc1_rgba_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc1_rgba_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc2_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc2_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc3_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc3_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc4_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc4_snorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc5_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc5_snorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc6h_ufloat_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc6h_sfloat_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc7_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.bc7_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.etc2_r8g8b8_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.etc2_r8g8b8_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.etc2_r8g8b8a1_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.etc2_r8g8b8a1_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.etc2_r8g8b8a8_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.etc2_r8g8b8a8_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.eac_r11_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.eac_r11_snorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.eac_r11g11_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.eac_r11g11_snorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_4x4_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_4x4_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_5x4_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_5x4_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_5x5_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_5x5_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_6x5_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_6x5_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_6x6_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_6x6_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_8x5_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_8x5_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_8x6_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_8x6_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_8x8_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_8x8_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_10x5_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_10x5_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_10x6_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_10x6_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_10x8_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_10x8_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_10x10_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_10x10_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_12x10_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_12x10_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_12x12_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.uniform.astc_12x12_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r4g4_unorm_pack8
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r4g4b4a4_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b4g4r4a4_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r5g6b5_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b5g6r5_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r5g5b5a1_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b5g5r5a1_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a1r5g5b5_unorm_pack16
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8a8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8a8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8a8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8a8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8a8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8a8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r8g8b8a8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8a8_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8a8_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8a8_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8a8_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8a8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8a8_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b8g8r8a8_srgb
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a8b8g8r8_unorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a8b8g8r8_snorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a8b8g8r8_uscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a8b8g8r8_sscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a8b8g8r8_uint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a8b8g8r8_sint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a8b8g8r8_srgb_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2r10g10b10_unorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2r10g10b10_snorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2r10g10b10_uscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2r10g10b10_sscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2r10g10b10_uint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2r10g10b10_sint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2b10g10r10_unorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2b10g10r10_snorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2b10g10r10_uscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2b10g10r10_sscaled_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2b10g10r10_uint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.a2b10g10r10_sint_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16a16_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16a16_snorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16a16_uscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16a16_sscaled
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16a16_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16a16_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r16g16b16a16_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32g32_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32g32_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32g32_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32g32b32_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32g32b32_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32g32b32_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32g32b32a32_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32g32b32a32_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r32g32b32a32_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64g64_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64g64_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64g64_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64g64b64_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64g64b64_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64g64b64_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64g64b64a64_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64g64b64a64_sint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.r64g64b64a64_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.b10g11r11_ufloat_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.e5b9g9r9_ufloat_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.d16_unorm
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.x8_d24_unorm_pack32
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.d32_sfloat
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.s8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.d16_unorm_s8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.d24_unorm_s8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.d32_sfloat_s8_uint
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc1_rgb_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc1_rgb_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc1_rgba_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc1_rgba_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc2_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc2_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc3_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc3_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc4_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc4_snorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc5_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc5_snorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc6h_ufloat_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc6h_sfloat_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc7_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.bc7_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.etc2_r8g8b8_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.etc2_r8g8b8_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.etc2_r8g8b8a1_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.etc2_r8g8b8a1_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.etc2_r8g8b8a8_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.etc2_r8g8b8a8_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.eac_r11_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.eac_r11_snorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.eac_r11g11_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.eac_r11g11_snorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_4x4_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_4x4_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_5x4_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_5x4_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_5x5_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_5x5_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_6x5_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_6x5_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_6x6_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_6x6_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_8x5_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_8x5_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_8x6_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_8x6_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_8x8_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_8x8_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_10x5_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_10x5_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_10x6_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_10x6_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_10x8_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_10x8_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_10x10_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_10x10_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_12x10_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_12x10_srgb_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_12x12_unorm_block
+dEQP-VK.api.buffer_view.create.dedicated_alloc.storage.astc_12x12_srgb_block
 dEQP-VK.api.buffer_view.access.suballocation.buffer_view_memory_test_complete
 dEQP-VK.api.buffer_view.access.suballocation.buffer_view_memory_test_partial_offset0
 dEQP-VK.api.buffer_view.access.suballocation.buffer_view_memory_test_partial_offset1
@@ -6218,16390 +7498,16390 @@ dEQP-VK.memory.pipeline_barrier.all_device.1024
 dEQP-VK.memory.pipeline_barrier.all_device.8192
 dEQP-VK.memory.pipeline_barrier.all_device.65536
 dEQP-VK.memory.pipeline_barrier.all_device.1048576
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_not_equal_back_fail_decc_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_not_equal_back_fail_decc_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_not_equal_back_fail_repl_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_never_back_fail_decc_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_always_back_fail_decw_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_less_back_fail_keep_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_always_back_fail_repl_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_less_back_fail_decw_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_equal_back_fail_decc_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_less_back_fail_inv_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_greater_back_fail_zero_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_greater_back_fail_wrap_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_always_back_fail_decc_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_never_back_fail_wrap_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_never_back_fail_incc_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_not_equal_back_fail_keep_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_never_back_fail_keep_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_greater_back_fail_inv_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_greater_back_fail_decw_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_equal_back_fail_incc_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_always_back_fail_decc_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_never_back_fail_incc_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_greater_back_fail_incc_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_never_back_fail_wrap_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_equal_back_fail_wrap_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_greater_back_fail_decc_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_not_equal_back_fail_zero_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_always_back_fail_inv_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_greater_back_fail_zero_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_not_equal_back_fail_repl_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_less_back_fail_wrap_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_less_back_fail_repl_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_not_equal_back_fail_inv_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_always_back_fail_repl_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_equal_back_fail_decw_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_less_or_equal_back_fail_inv_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_never_back_fail_zero_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_always_back_fail_keep_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_equal_back_fail_keep_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_not_equal_back_fail_inv_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_always_back_fail_decc_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_always_back_fail_decc_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_equal_back_fail_decc_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_equal_back_fail_repl_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_less_or_equal_back_fail_keep_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_greater_back_fail_inv_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_equal_back_fail_decw_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_never_back_fail_inv_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_never_back_fail_zero_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_equal_back_fail_inv_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_always_back_fail_keep_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_less_or_equal_back_fail_repl_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_equal_back_fail_repl_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_less_back_fail_incc_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_never_back_fail_inv_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_not_equal_back_fail_repl_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_greater_back_fail_inv_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_never_back_fail_inv_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_always_back_fail_decc_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_less_or_equal_back_fail_zero_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_greater_back_fail_decc_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_equal_back_fail_inv_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_never_back_fail_inv_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_always_back_fail_inv_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_always_back_fail_incc_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_equal_back_fail_repl_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_never_back_fail_decc_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_not_equal_back_fail_wrap_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_never_back_fail_decc_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_always_back_fail_inv_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_never_back_fail_keep_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_not_equal_back_fail_zero_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_less_or_equal_back_fail_inv_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_greater_back_fail_keep_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_less_back_fail_wrap_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_always_back_fail_decc_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_always_back_fail_incc_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_not_equal_back_fail_incc_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_less_back_fail_inv_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_equal_back_fail_inv_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_equal_back_fail_keep_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_greater_back_fail_decw_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_never_back_fail_repl_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_equal_back_fail_inv_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_greater_back_fail_decc_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_equal_back_fail_decw_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_less_back_fail_incc_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_never_back_fail_incc_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_not_equal_back_fail_repl_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_not_equal_back_fail_decc_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_not_equal_back_fail_incc_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_always_back_fail_decw_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_greater_back_fail_decc_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_never_back_fail_decw_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_not_equal_back_fail_decw_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_greater_back_fail_inv_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_not_equal_back_fail_wrap_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_equal_back_fail_inv_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_never_back_fail_inv_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_not_equal_back_fail_decw_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_greater_back_fail_repl_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_not_equal_back_fail_wrap_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_never_back_fail_repl_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_less_back_fail_inv_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_never_back_fail_keep_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_less_back_fail_decw_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_always_back_fail_repl_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_never_back_fail_inv_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_less_back_fail_decc_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_greater_back_fail_zero_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_equal_back_fail_incc_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_always_back_fail_incc_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_equal_back_fail_decw_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decw_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_equal_back_fail_decc_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_equal_back_fail_wrap_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_equal_back_fail_zero_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_greater_back_fail_decw_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_not_equal_back_fail_decc_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_greater_back_fail_inv_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_always_back_fail_decw_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_not_equal_back_fail_zero_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_equal_back_fail_decc_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_never_back_fail_repl_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_not_equal_back_fail_wrap_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_never_back_fail_decw_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_less_back_fail_inv_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_always_back_fail_decw_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_not_equal_back_fail_incc_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_greater_back_fail_repl_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_always_back_fail_keep_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_always_back_fail_keep_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_less_back_fail_wrap_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_greater_back_fail_zero_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_not_equal_back_fail_zero_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_never_back_fail_decc_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_equal_back_fail_keep_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_not_equal_back_fail_keep_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_greater_back_fail_decw_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_always_back_fail_decc_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_always_back_fail_keep_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_never_back_fail_inv_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_less_back_fail_zero_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_less_or_equal_back_fail_inv_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_less_back_fail_zero_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_equal_back_fail_inv_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_not_equal_back_fail_decw_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_less_back_fail_decc_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_less_back_fail_wrap_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_equal_back_fail_incc_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_greater_back_fail_wrap_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_always_back_fail_incc_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_less_back_fail_repl_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_never_back_fail_zero_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_not_equal_back_fail_wrap_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_less_back_fail_zero_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_equal_back_fail_keep_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_equal_back_fail_decw_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_never_back_fail_incc_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_less_back_fail_decc_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_equal_back_fail_repl_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_never_back_fail_keep_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_less_back_fail_decc_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_not_equal_back_fail_inv_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_never_back_fail_decc_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_never_back_fail_incc_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_never_back_fail_inv_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_less_back_fail_incc_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_less_back_fail_incc_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_less_back_fail_repl_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_less_back_fail_decc_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_less_back_fail_keep_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_not_equal_back_fail_repl_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_not_equal_back_fail_keep_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_never_back_fail_wrap_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_greater_back_fail_keep_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_not_equal_back_fail_zero_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_not_equal_back_fail_decc_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_always_back_fail_decw_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_never_back_fail_zero_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_less_back_fail_repl_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_less_back_fail_repl_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_equal_back_fail_wrap_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_less_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_never_back_fail_repl_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_always_back_fail_keep_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_not_equal_back_fail_wrap_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_greater_back_fail_inv_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_equal_back_fail_keep_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_greater_back_fail_inv_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_never_back_fail_repl_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_not_equal_back_fail_zero_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_greater_back_fail_decc_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_not_equal_back_fail_inv_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_not_equal_back_fail_decw_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_greater_back_fail_incc_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_equal_back_fail_repl_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_greater_back_fail_wrap_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_less_back_fail_zero_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_less_back_fail_repl_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_not_equal_back_fail_inv_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_always_back_fail_decw_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_equal_back_fail_wrap_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_less_back_fail_zero_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_not_equal_back_fail_keep_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_less_back_fail_zero_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_always_back_fail_zero_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_never_back_fail_keep_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_not_equal_back_fail_zero_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_always_back_fail_incc_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_always_back_fail_wrap_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_greater_back_fail_wrap_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_never_back_fail_keep_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_greater_back_fail_inv_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_not_equal_back_fail_zero_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_equal_back_fail_inv_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_less_back_fail_repl_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_always_back_fail_wrap_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_never_back_fail_repl_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_not_equal_back_fail_wrap_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_not_equal_back_fail_incc_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_less_back_fail_repl_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_not_equal_back_fail_wrap_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_greater_back_fail_inv_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_not_equal_back_fail_incc_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_greater_back_fail_decw_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decc_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_always_back_fail_decw_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_less_back_fail_keep_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_less_back_fail_keep_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_not_equal_back_fail_incc_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_not_equal_back_fail_decc_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_never_back_fail_incc_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_greater_back_fail_decw_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_not_equal_back_fail_wrap_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_equal_back_fail_zero_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_greater_back_fail_wrap_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_always_back_fail_incc_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_less_back_fail_keep_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_less_or_equal_back_fail_decc_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_always_back_fail_decw_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_not_equal_back_fail_wrap_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_less_back_fail_incc_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_always_back_fail_incc_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_never_back_fail_wrap_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_equal_back_fail_inv_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_equal_back_fail_decc_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_less_back_fail_repl_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_never_back_fail_inv_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_less_back_fail_keep_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_not_equal_back_fail_incc_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_greater_back_fail_decw_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_not_equal_back_fail_inv_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_never_back_fail_decw_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_never_back_fail_inv_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_less_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_less_back_fail_incc_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_greater_back_fail_repl_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_greater_back_fail_decc_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_not_equal_back_fail_decw_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_never_back_fail_keep_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_not_equal_back_fail_decc_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_equal_back_fail_incc_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_never_back_fail_zero_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_less_back_fail_incc_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_less_back_fail_zero_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_less_back_fail_wrap_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_less_or_equal_back_fail_repl_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_less_or_equal_back_fail_zero_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_never_back_fail_inv_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_never_back_fail_repl_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_equal_back_fail_inv_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_always_back_fail_wrap_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_never_back_fail_keep_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_not_equal_back_fail_decc_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_less_back_fail_keep_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_equal_back_fail_zero_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_not_equal_back_fail_inv_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_not_equal_back_fail_zero_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_less_back_fail_inv_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_never_back_fail_keep_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_not_equal_back_fail_keep_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_greater_back_fail_decc_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_greater_back_fail_zero_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_never_back_fail_repl_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_always_back_fail_incc_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_always_back_fail_keep_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_greater_back_fail_incc_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_greater_back_fail_inv_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_never_back_fail_inv_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_less_back_fail_decw_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_greater_back_fail_inv_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_equal_back_fail_repl_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_never_back_fail_wrap_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_never_back_fail_wrap_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_equal_back_fail_zero_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_never_back_fail_decw_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_never_back_fail_decc_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_not_equal_back_fail_inv_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_less_back_fail_wrap_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_less_back_fail_incc_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_always_back_fail_zero_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_less_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_always_back_fail_zero_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_always_back_fail_decc_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_not_equal_back_fail_keep_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_not_equal_back_fail_repl_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_equal_back_fail_keep_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_always_back_fail_decc_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_never_back_fail_decw_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_always_back_fail_keep_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_not_equal_back_fail_wrap_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_equal_back_fail_incc_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_not_equal_back_fail_repl_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decc_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_equal_back_fail_zero_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_greater_back_fail_incc_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_less_back_fail_keep_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_never_back_fail_decc_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_equal_back_fail_repl_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_not_equal_back_fail_decw_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_equal_back_fail_inv_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_less_back_fail_decw_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_greater_back_fail_inv_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_always_back_fail_decc_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_less_back_fail_keep_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_always_back_fail_decw_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_less_back_fail_inv_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_never_back_fail_keep_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_never_back_fail_repl_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_greater_back_fail_zero_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_not_equal_back_fail_zero_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_greater_back_fail_decc_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_less_back_fail_wrap_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_equal_back_fail_repl_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_always_back_fail_zero_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_always_back_fail_wrap_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_always_back_fail_repl_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_always_back_fail_wrap_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_less_back_fail_repl_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_greater_back_fail_zero_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_never_back_fail_decw_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_never_back_fail_wrap_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_less_back_fail_decw_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_not_equal_back_fail_zero_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_equal_back_fail_zero_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_less_back_fail_zero_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_never_back_fail_keep_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_not_equal_back_fail_decw_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_never_back_fail_zero_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_not_equal_back_fail_inv_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_less_back_fail_incc_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_always_back_fail_decc_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_less_or_equal_back_fail_zero_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_less_back_fail_incc_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_less_back_fail_zero_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_never_back_fail_decw_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_always_back_fail_decw_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_not_equal_back_fail_inv_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_equal_back_fail_keep_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_not_equal_back_fail_decw_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_greater_back_fail_zero_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_not_equal_back_fail_decw_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_greater_back_fail_zero_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_less_back_fail_incc_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_always_back_fail_decc_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_always_back_fail_wrap_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_not_equal_back_fail_incc_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_equal_back_fail_decw_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_not_equal_back_fail_repl_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_not_equal_back_fail_zero_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_not_equal_back_fail_repl_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_always_back_fail_repl_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_equal_back_fail_repl_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_always_back_fail_repl_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_never_back_fail_zero_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_greater_back_fail_decc_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_always_back_fail_inv_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_always_back_fail_wrap_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_never_back_fail_decc_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_greater_back_fail_incc_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_equal_back_fail_decw_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_not_equal_back_fail_wrap_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_always_back_fail_keep_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_always_back_fail_zero_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_greater_back_fail_decw_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_always_back_fail_repl_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_equal_back_fail_repl_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_always_back_fail_wrap_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_equal_back_fail_decw_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_equal_back_fail_decc_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_greater_back_fail_zero_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_always_back_fail_incc_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_less_back_fail_zero_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_greater_back_fail_keep_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decc_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_less_back_fail_incc_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_never_back_fail_zero_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_never_back_fail_decw_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_greater_back_fail_inv_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_not_equal_back_fail_keep_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_not_equal_back_fail_zero_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_always_back_fail_decw_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_greater_back_fail_decc_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_never_back_fail_keep_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_never_back_fail_keep_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_equal_back_fail_keep_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_greater_back_fail_zero_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_less_back_fail_incc_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_always_back_fail_zero_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_less_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_not_equal_back_fail_keep_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_greater_back_fail_decw_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_equal_back_fail_zero_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_less_back_fail_incc_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_greater_back_fail_inv_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_equal_back_fail_wrap_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_less_back_fail_zero_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_less_back_fail_incc_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_equal_back_fail_keep_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_greater_back_fail_zero_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_less_back_fail_incc_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_equal_back_fail_zero_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_always_back_fail_wrap_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_greater_back_fail_inv_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_less_back_fail_inv_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_less_back_fail_decc_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_less_back_fail_inv_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_less_back_fail_incc_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_equal_back_fail_zero_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_always_back_fail_inv_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_never_back_fail_inv_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_always_back_fail_decw_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decc_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_always_back_fail_zero_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_never_back_fail_decc_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_not_equal_back_fail_inv_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_greater_back_fail_inv_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_equal_back_fail_zero_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_not_equal_back_fail_decw_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_less_back_fail_incc_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_always_back_fail_zero_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_always_back_fail_zero_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_less_back_fail_wrap_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_never_back_fail_zero_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_equal_back_fail_inv_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_never_back_fail_keep_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_less_back_fail_wrap_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_always_back_fail_decc_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_greater_back_fail_decw_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_greater_back_fail_wrap_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_never_back_fail_decc_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_greater_back_fail_zero_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_greater_back_fail_decw_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_equal_back_fail_inv_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_never_back_fail_repl_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_always_back_fail_inv_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_never_back_fail_incc_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_not_equal_back_fail_wrap_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_greater_back_fail_wrap_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_never_back_fail_wrap_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_not_equal_back_fail_incc_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_greater_back_fail_repl_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_less_back_fail_keep_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_less_back_fail_repl_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_not_equal_back_fail_decw_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_not_equal_back_fail_inv_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_never_back_fail_inv_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_less_back_fail_incc_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_greater_back_fail_wrap_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_equal_back_fail_decw_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_never_back_fail_incc_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_not_equal_back_fail_wrap_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_always_back_fail_decw_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_always_back_fail_incc_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_less_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_greater_back_fail_zero_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_less_back_fail_zero_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_equal_back_fail_decc_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_less_back_fail_keep_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_greater_back_fail_decc_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_greater_back_fail_decc_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_never_back_fail_repl_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_less_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_greater_back_fail_incc_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_less_back_fail_zero_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_always_back_fail_keep_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_never_back_fail_decw_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_not_equal_back_fail_decw_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_always_back_fail_zero_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_equal_back_fail_wrap_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_equal_back_fail_repl_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_less_back_fail_decw_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_always_back_fail_decw_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_less_back_fail_keep_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_always_back_fail_decw_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_less_back_fail_repl_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_always_back_fail_zero_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_not_equal_back_fail_zero_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_never_back_fail_keep_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_less_back_fail_decc_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_always_back_fail_zero_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_always_back_fail_zero_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_not_equal_back_fail_inv_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_not_equal_back_fail_zero_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_always_back_fail_zero_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_never_back_fail_zero_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_not_equal_back_fail_incc_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_not_equal_back_fail_incc_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_never_back_fail_repl_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_less_back_fail_keep_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_never_back_fail_inv_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_equal_back_fail_repl_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_never_back_fail_repl_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_equal_back_fail_decc_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_always_back_fail_decc_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_equal_back_fail_decw_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_not_equal_back_fail_zero_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_less_back_fail_keep_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_not_equal_back_fail_incc_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_greater_back_fail_decc_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_greater_back_fail_decc_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_always_back_fail_decw_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_less_back_fail_incc_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_equal_back_fail_decw_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_never_back_fail_incc_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_not_equal_back_fail_wrap_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_less_or_equal_back_fail_inv_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_less_back_fail_decc_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_equal_back_fail_zero_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_greater_back_fail_keep_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_greater_back_fail_inv_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_equal_back_fail_repl_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_equal_back_fail_repl_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_less_back_fail_incc_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_always_back_fail_repl_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_not_equal_back_fail_zero_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_equal_back_fail_decw_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_greater_back_fail_keep_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_never_back_fail_repl_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_greater_back_fail_wrap_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_equal_back_fail_zero_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_less_or_equal_back_fail_inv_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_greater_back_fail_incc_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_greater_back_fail_zero_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_greater_back_fail_keep_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_not_equal_back_fail_incc_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_greater_back_fail_zero_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_equal_back_fail_zero_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_greater_back_fail_decw_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_always_back_fail_inv_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_always_back_fail_inv_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_always_back_fail_wrap_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_greater_back_fail_incc_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_greater_back_fail_zero_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_greater_back_fail_wrap_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_never_back_fail_decc_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_always_back_fail_incc_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_less_back_fail_keep_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_less_back_fail_wrap_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_equal_back_fail_keep_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_less_back_fail_wrap_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_less_back_fail_zero_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_not_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_greater_back_fail_decw_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_always_back_fail_incc_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_not_equal_back_fail_incc_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_greater_back_fail_zero_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_always_back_fail_decw_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_less_back_fail_incc_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_less_back_fail_incc_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_greater_back_fail_decw_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_less_back_fail_inv_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_always_back_fail_inv_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_never_back_fail_wrap_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_equal_back_fail_repl_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_never_back_fail_repl_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_equal_back_fail_repl_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_always_back_fail_decw_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_less_back_fail_repl_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_equal_back_fail_decw_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_never_back_fail_keep_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_not_equal_back_fail_decw_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_not_equal_back_fail_repl_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_less_back_fail_inv_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_equal_back_fail_incc_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_never_back_fail_wrap_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_never_back_fail_decw_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_less_back_fail_repl_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_equal_back_fail_zero_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_equal_back_fail_incc_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_equal_back_fail_inv_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_never_back_fail_decc_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_less_back_fail_repl_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_less_back_fail_incc_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_greater_back_fail_zero_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_less_back_fail_repl_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_less_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_greater_back_fail_decc_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_not_equal_back_fail_zero_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_less_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_equal_back_fail_wrap_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_always_back_fail_decw_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_greater_back_fail_decw_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_less_back_fail_incc_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_always_back_fail_repl_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_not_equal_back_fail_decw_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_not_equal_back_fail_zero_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_equal_back_fail_inv_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_equal_back_fail_decc_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_not_equal_back_fail_repl_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_greater_back_fail_inv_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_always_back_fail_decw_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_never_back_fail_inv_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_always_back_fail_inv_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_always_back_fail_decw_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_never_back_fail_decc_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_less_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_never_back_fail_keep_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_greater_back_fail_inv_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_never_back_fail_inv_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_equal_back_fail_repl_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_equal_back_fail_wrap_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_equal_back_fail_incc_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_never_back_fail_decc_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_always_back_fail_zero_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_never_back_fail_incc_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_equal_back_fail_inv_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_never_back_fail_repl_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_never_back_fail_repl_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_never_back_fail_decw_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_greater_back_fail_zero_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_less_back_fail_incc_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_less_back_fail_repl_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_always_back_fail_inv_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_equal_back_fail_decw_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_not_equal_back_fail_decw_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_greater_back_fail_incc_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_always_back_fail_decc_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_equal_back_fail_zero_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_greater_back_fail_inv_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_not_equal_back_fail_inv_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_always_back_fail_decc_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_always_back_fail_zero_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_equal_back_fail_zero_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_always_back_fail_inv_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_never_back_fail_decc_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_less_or_equal_back_fail_zero_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_always_back_fail_decc_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_greater_back_fail_wrap_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_always_back_fail_keep_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_not_equal_back_fail_zero_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_less_back_fail_decc_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_not_equal_back_fail_wrap_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_never_back_fail_decw_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_less_back_fail_inv_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_not_equal_back_fail_repl_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_greater_back_fail_wrap_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_always_back_fail_decw_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_greater_back_fail_incc_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_less_back_fail_wrap_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_always_back_fail_inv_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_less_back_fail_keep_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_less_back_fail_decw_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_less_back_fail_repl_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_not_equal_back_fail_keep_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_never_back_fail_decc_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_not_equal_back_fail_repl_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_never_back_fail_zero_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_less_back_fail_incc_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_not_equal_back_fail_keep_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_never_back_fail_wrap_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_greater_back_fail_keep_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_equal_back_fail_keep_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_less_back_fail_decc_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_less_or_equal_back_fail_zero_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_never_back_fail_decw_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_less_or_equal_back_fail_zero_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_greater_back_fail_repl_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_less_back_fail_decc_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_always_back_fail_zero_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_not_equal_back_fail_repl_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_less_back_fail_wrap_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_never_back_fail_wrap_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_not_equal_back_fail_inv_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_less_back_fail_inv_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_always_back_fail_keep_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_always_back_fail_incc_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_less_back_fail_keep_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_less_back_fail_keep_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_equal_back_fail_wrap_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_always_back_fail_repl_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_equal_back_fail_inv_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_always_back_fail_decc_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_not_equal_back_fail_incc_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_less_back_fail_wrap_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_greater_back_fail_keep_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_never_back_fail_keep_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_equal_back_fail_repl_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_not_equal_back_fail_decc_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_equal_back_fail_zero_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_greater_back_fail_wrap_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_greater_back_fail_decw_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_always_back_fail_decw_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_never_back_fail_repl_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_greater_back_fail_incc_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_equal_back_fail_wrap_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_greater_back_fail_incc_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_always_back_fail_incc_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_not_equal_back_fail_inv_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_not_equal_back_fail_decc_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_never_back_fail_decw_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_always_back_fail_keep_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_equal_back_fail_zero_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_not_equal_back_fail_incc_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_always_back_fail_inv_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_greater_back_fail_wrap_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_always_back_fail_decw_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_always_back_fail_repl_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_equal_back_fail_keep_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_greater_back_fail_incc_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_not_equal_back_fail_inv_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_less_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_equal_back_fail_keep_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_equal_back_fail_decw_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_always_back_fail_decw_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_never_back_fail_keep_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_equal_back_fail_keep_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_always_back_fail_decc_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_less_back_fail_keep_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_less_back_fail_decw_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_never_back_fail_zero_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_equal_back_fail_wrap_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_not_equal_back_fail_zero_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_equal_back_fail_repl_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_always_back_fail_zero_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_less_back_fail_decc_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_greater_back_fail_repl_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_never_back_fail_decw_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_equal_back_fail_decc_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_equal_back_fail_incc_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_not_equal_back_fail_incc_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_greater_back_fail_zero_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_greater_back_fail_decc_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_always_back_fail_decc_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decc_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_always_back_fail_inv_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_greater_back_fail_inv_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_always_back_fail_keep_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_not_equal_back_fail_zero_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_less_back_fail_wrap_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_equal_back_fail_zero_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_less_back_fail_decw_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_never_back_fail_wrap_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_equal_back_fail_zero_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_never_back_fail_incc_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_never_back_fail_repl_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_always_back_fail_incc_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_greater_back_fail_decc_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_greater_back_fail_decw_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_less_back_fail_zero_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_less_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_not_equal_back_fail_incc_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_less_back_fail_inv_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_always_back_fail_decc_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_less_back_fail_repl_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_not_equal_back_fail_keep_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_not_equal_back_fail_keep_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_less_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_never_back_fail_decw_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_always_back_fail_repl_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_not_equal_back_fail_decc_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_equal_back_fail_decc_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_greater_back_fail_decw_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_never_back_fail_decc_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_greater_back_fail_repl_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_never_back_fail_inv_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_greater_back_fail_zero_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_not_equal_back_fail_inv_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_less_back_fail_wrap_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_greater_back_fail_incc_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_not_equal_back_fail_decw_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_not_equal_back_fail_repl_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_less_or_equal_back_fail_repl_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_equal_back_fail_keep_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_less_back_fail_decc_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_always_back_fail_wrap_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_never_back_fail_decc_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_always_back_fail_wrap_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_equal_back_fail_decc_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_less_back_fail_incc_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_greater_back_fail_zero_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_always_back_fail_zero_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_never_back_fail_repl_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_never_back_fail_repl_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_greater_back_fail_decc_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_equal_back_fail_zero_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_not_equal_back_fail_inv_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_not_equal_back_fail_incc_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_never_back_fail_zero_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_always_back_fail_inv_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_greater_back_fail_wrap_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_less_back_fail_zero_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_always_back_fail_repl_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_never_back_fail_repl_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_less_or_equal_back_fail_zero_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_greater_back_fail_inv_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_greater_back_fail_wrap_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_less_back_fail_repl_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_less_back_fail_repl_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_less_back_fail_wrap_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_not_equal_back_fail_zero_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_greater_back_fail_repl_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_less_back_fail_decw_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_greater_back_fail_incc_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_less_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_less_back_fail_zero_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_less_back_fail_decw_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_greater_back_fail_repl_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_equal_back_fail_decw_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_never_back_fail_repl_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_not_equal_back_fail_incc_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_not_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_greater_back_fail_incc_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_never_back_fail_wrap_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_never_back_fail_zero_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_always_back_fail_decc_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_not_equal_back_fail_keep_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_less_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_greater_back_fail_repl_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_always_back_fail_decc_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_never_back_fail_zero_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_never_back_fail_wrap_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_less_back_fail_inv_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_less_or_equal_back_fail_repl_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_not_equal_back_fail_incc_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_less_back_fail_keep_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_not_equal_back_fail_inv_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_never_back_fail_inv_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_never_back_fail_incc_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_never_back_fail_zero_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_not_equal_back_fail_repl_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_greater_back_fail_inv_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_less_back_fail_zero_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_less_back_fail_decw_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_always_back_fail_decc_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_always_back_fail_inv_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_not_equal_back_fail_keep_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_less_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_never_back_fail_keep_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_greater_back_fail_zero_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_not_equal_back_fail_keep_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_never_back_fail_decw_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_always_back_fail_zero_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_never_back_fail_inv_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_not_equal_back_fail_decc_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_less_back_fail_wrap_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_equal_back_fail_decw_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_not_equal_back_fail_keep_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_never_back_fail_repl_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_always_back_fail_decw_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_never_back_fail_zero_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_not_equal_back_fail_inv_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_not_equal_back_fail_inv_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_always_back_fail_keep_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_greater_back_fail_decc_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_greater_back_fail_incc_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_not_equal_back_fail_keep_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_never_back_fail_decc_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_never_back_fail_incc_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_never_back_fail_decw_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_less_back_fail_wrap_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_never_back_fail_keep_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_equal_back_fail_repl_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_less_back_fail_wrap_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_greater_back_fail_repl_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_always_back_fail_repl_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_never_back_fail_repl_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_never_back_fail_decc_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_not_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_greater_back_fail_keep_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_less_back_fail_inv_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_less_back_fail_wrap_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_never_back_fail_zero_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_less_back_fail_decw_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_not_equal_back_fail_wrap_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_greater_back_fail_decw_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_not_equal_back_fail_zero_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_equal_back_fail_decc_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_never_back_fail_zero_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_never_back_fail_incc_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_equal_back_fail_incc_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_equal_back_fail_wrap_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_not_equal_back_fail_repl_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_equal_back_fail_decc_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_less_back_fail_incc_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_never_back_fail_zero_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_equal_back_fail_repl_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_equal_back_fail_repl_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_less_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_never_back_fail_keep_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_less_back_fail_zero_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_less_back_fail_inv_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_less_back_fail_decw_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_always_back_fail_wrap_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_always_back_fail_keep_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_always_back_fail_wrap_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_greater_back_fail_decw_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_not_equal_back_fail_inv_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_equal_back_fail_decw_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_not_equal_back_fail_incc_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_less_back_fail_decw_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_less_back_fail_keep_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_never_back_fail_decw_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_not_equal_back_fail_repl_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_always_back_fail_zero_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_less_or_equal_back_fail_decw_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_always_back_fail_wrap_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_less_back_fail_decw_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_always_back_fail_wrap_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_not_equal_back_fail_incc_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_always_back_fail_decw_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decc_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_not_equal_back_fail_decw_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_less_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_never_back_fail_repl_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_equal_back_fail_decw_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_greater_back_fail_repl_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_never_back_fail_keep_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_never_back_fail_zero_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_not_equal_back_fail_incc_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_never_back_fail_zero_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_never_back_fail_decc_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_less_back_fail_zero_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_less_back_fail_decw_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_less_back_fail_zero_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_not_equal_back_fail_inv_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_greater_back_fail_wrap_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_always_back_fail_decc_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_not_equal_back_fail_zero_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_not_equal_back_fail_keep_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_less_back_fail_decw_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_less_back_fail_incc_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_never_back_fail_wrap_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_keep_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_greater_back_fail_incc_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_less_back_fail_keep_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_less_back_fail_decc_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_equal_back_fail_incc_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_never_back_fail_decw_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_always_back_fail_decc_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_always_back_fail_repl_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_not_equal_back_fail_keep_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_never_back_fail_wrap_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_always_back_fail_decc_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_never_back_fail_keep_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_not_equal_back_fail_inv_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_less_back_fail_keep_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_not_equal_back_fail_inv_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_not_equal_back_fail_repl_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_equal_back_fail_decw_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_not_equal_back_fail_wrap_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_equal_back_fail_wrap_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_not_equal_back_fail_inv_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_less_back_fail_keep_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_greater_back_fail_inv_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_less_back_fail_zero_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_less_back_fail_decc_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_greater_back_fail_decc_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_not_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_always_back_fail_decc_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_always_back_fail_decw_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_always_back_fail_decc_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_less_back_fail_keep_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_greater_back_fail_inv_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_not_equal_back_fail_incc_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_always_back_fail_incc_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_not_equal_back_fail_zero_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_not_equal_back_fail_wrap_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_never_back_fail_inv_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_equal_back_fail_repl_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_less_back_fail_decc_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_never_back_fail_decc_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_not_equal_back_fail_zero_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_always_back_fail_keep_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_not_equal_back_fail_zero_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_less_back_fail_repl_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decw_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_always_back_fail_repl_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_less_back_fail_incc_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_equal_back_fail_inv_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_less_back_fail_keep_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_never_back_fail_repl_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_always_back_fail_decw_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_greater_back_fail_inv_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_always_back_fail_decw_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_equal_back_fail_decc_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_less_back_fail_repl_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_equal_back_fail_decw_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_not_equal_back_fail_incc_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_equal_back_fail_decc_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_less_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_greater_back_fail_decc_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_always_back_fail_wrap_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_less_back_fail_wrap_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_greater_back_fail_repl_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_not_equal_back_fail_wrap_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_always_back_fail_decc_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_not_equal_back_fail_decw_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_less_back_fail_decw_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_greater_back_fail_keep_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_less_back_fail_decc_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_never_back_fail_wrap_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_greater_back_fail_decw_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_greater_back_fail_incc_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_not_equal_back_fail_wrap_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_greater_back_fail_incc_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_not_equal_back_fail_decw_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_greater_back_fail_wrap_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_always_back_fail_decc_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_always_back_fail_repl_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_not_equal_back_fail_decw_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_never_back_fail_wrap_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_never_back_fail_incc_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_never_back_fail_inv_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_not_equal_back_fail_wrap_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_never_back_fail_decw_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_always_back_fail_repl_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_always_back_fail_inv_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_always_back_fail_keep_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_not_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_less_back_fail_repl_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_always_back_fail_zero_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_less_back_fail_incc_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_equal_back_fail_zero_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_greater_back_fail_decw_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_always_back_fail_wrap_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_equal_back_fail_decc_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_never_back_fail_wrap_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_always_back_fail_keep_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_not_equal_back_fail_incc_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_less_back_fail_incc_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_greater_back_fail_decc_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_incc_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_equal_back_fail_inv_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_greater_back_fail_inv_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_never_back_fail_zero_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_less_back_fail_decw_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_greater_back_fail_repl_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_equal_back_fail_decw_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_greater_back_fail_wrap_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_greater_back_fail_decc_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_greater_back_fail_inv_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_not_equal_back_fail_zero_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_not_equal_back_fail_keep_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_not_equal_back_fail_decw_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_equal_back_fail_keep_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_never_back_fail_zero_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_always_back_fail_incc_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_equal_back_fail_decc_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_greater_back_fail_decw_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_less_back_fail_keep_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_less_back_fail_inv_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_always_back_fail_keep_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_less_back_fail_zero_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_less_back_fail_zero_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_less_or_equal_back_fail_incc_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_equal_back_fail_zero_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_equal_back_fail_decc_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_greater_back_fail_incc_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_not_equal_back_fail_repl_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_never_back_fail_decw_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_less_back_fail_decw_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_not_equal_back_fail_wrap_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_not_equal_back_fail_decc_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_less_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_equal_back_fail_wrap_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_less_back_fail_decw_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_less_back_fail_decc_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_always_back_fail_decw_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_greater_back_fail_zero_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_less_back_fail_incc_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_equal_back_fail_wrap_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_equal_back_fail_keep_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_not_equal_back_fail_inv_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_always_back_fail_zero_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_greater_back_fail_wrap_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_less_back_fail_incc_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_greater_back_fail_repl_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_always_back_fail_inv_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_equal_back_fail_wrap_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_equal_back_fail_zero_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decw_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_not_equal_back_fail_repl_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_always_back_fail_keep_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_equal_back_fail_keep_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_always_back_fail_inv_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_equal_back_fail_decw_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_less_or_equal_back_fail_keep_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_always_back_fail_incc_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_not_equal_back_fail_inv_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_less_back_fail_decw_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_greater_back_fail_wrap_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_less_or_equal_back_fail_repl_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_less_back_fail_decc_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_greater_back_fail_decc_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_greater_back_fail_repl_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_never_back_fail_zero_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_not_equal_back_fail_keep_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_not_equal_back_fail_repl_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_less_back_fail_wrap_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_not_equal_back_fail_wrap_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_always_back_fail_wrap_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_less_back_fail_wrap_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_always_back_fail_wrap_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_equal_back_fail_zero_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_less_back_fail_zero_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_not_equal_back_fail_inv_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_less_back_fail_inv_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_not_equal_back_fail_incc_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_equal_back_fail_decc_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_not_equal_back_fail_repl_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_not_equal_back_fail_inv_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_always_back_fail_wrap_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_equal_back_fail_inv_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_greater_back_fail_inv_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_less_back_fail_wrap_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_less_back_fail_incc_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_less_back_fail_repl_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_equal_back_fail_repl_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_not_equal_back_fail_zero_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_always_back_fail_wrap_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_not_equal_back_fail_incc_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_less_back_fail_decc_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_greater_back_fail_zero_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_greater_back_fail_decw_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_equal_back_fail_decw_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_greater_back_fail_incc_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_not_equal_back_fail_zero_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_not_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_equal_back_fail_decw_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_less_or_equal_back_fail_repl_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_equal_back_fail_decw_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_always_back_fail_wrap_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_equal_back_fail_decw_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_always_back_fail_inv_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_less_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_less_back_fail_decw_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_never_back_fail_inv_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_less_back_fail_keep_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_not_equal_back_fail_decw_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_less_back_fail_inv_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_not_equal_back_fail_repl_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_equal_back_fail_zero_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_never_back_fail_keep_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_never_back_fail_decc_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_equal_back_fail_incc_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_always_back_fail_incc_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_less_back_fail_inv_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_less_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_always_back_fail_zero_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_greater_back_fail_incc_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_less_back_fail_decc_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_not_equal_back_fail_inv_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_less_back_fail_incc_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_greater_back_fail_repl_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_equal_back_fail_repl_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_less_back_fail_inv_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_not_equal_back_fail_decc_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_never_back_fail_inv_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_always_back_fail_repl_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_never_back_fail_keep_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_never_back_fail_decw_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_greater_back_fail_zero_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_less_back_fail_decc_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_greater_back_fail_repl_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_equal_back_fail_incc_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_less_back_fail_decc_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_less_back_fail_zero_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_always_back_fail_inv_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_greater_back_fail_zero_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_less_back_fail_zero_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_equal_back_fail_decc_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_never_back_fail_decc_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_greater_back_fail_wrap_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_always_back_fail_wrap_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_not_equal_back_fail_incc_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_equal_back_fail_decw_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_equal_back_fail_repl_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_equal_back_fail_wrap_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_greater_back_fail_keep_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_never_back_fail_repl_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_equal_back_fail_inv_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_not_equal_back_fail_keep_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_greater_back_fail_inv_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_equal_back_fail_zero_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_less_or_equal_back_fail_keep_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_not_equal_back_fail_keep_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_less_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_greater_back_fail_decw_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_equal_back_fail_inv_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_less_back_fail_decc_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_less_back_fail_inv_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_greater_back_fail_zero_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_greater_back_fail_zero_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_less_back_fail_decc_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_never_back_fail_keep_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_greater_back_fail_inv_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_always_back_fail_decc_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_less_or_equal_back_fail_zero_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_equal_back_fail_incc_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_less_back_fail_keep_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_not_equal_back_fail_incc_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_greater_back_fail_repl_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_less_or_equal_back_fail_zero_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_not_equal_back_fail_keep_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_greater_back_fail_inv_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_not_equal_back_fail_wrap_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_greater_back_fail_decw_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_never_back_fail_inv_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_less_back_fail_decc_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_not_equal_back_fail_zero_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_not_equal_back_fail_zero_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_not_equal_back_fail_inv_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_always_back_fail_keep_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_equal_back_fail_wrap_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_less_back_fail_repl_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_not_equal_back_fail_decc_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_never_back_fail_decw_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_less_back_fail_zero_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_not_equal_back_fail_inv_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_equal_back_fail_incc_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_not_equal_back_fail_inv_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_less_or_equal_back_fail_incc_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_less_or_equal_back_fail_decc_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_greater_back_fail_inv_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_less_back_fail_zero_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_not_equal_back_fail_inv_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_not_equal_back_fail_inv_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_greater_back_fail_decc_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_equal_back_fail_inv_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_not_equal_back_fail_repl_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_never_back_fail_repl_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_equal_back_fail_keep_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_less_back_fail_wrap_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_always_back_fail_decw_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_never_back_fail_incc_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_not_equal_back_fail_keep_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_less_back_fail_repl_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_less_or_equal_back_fail_zero_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_never_back_fail_decw_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_always_back_fail_repl_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_greater_back_fail_inv_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_always_back_fail_decw_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_equal_back_fail_repl_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_always_back_fail_keep_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_greater_back_fail_decw_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_always_back_fail_decw_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_equal_back_fail_keep_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_never_back_fail_keep_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_greater_back_fail_keep_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_not_equal_back_fail_wrap_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_greater_back_fail_wrap_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_equal_back_fail_incc_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_less_back_fail_keep_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_not_equal_back_fail_inv_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_never_back_fail_decc_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_less_back_fail_repl_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_less_back_fail_decw_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_not_equal_back_fail_keep_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_always_back_fail_keep_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_equal_back_fail_wrap_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_always_back_fail_repl_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_equal_back_fail_decw_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_equal_back_fail_keep_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_always_back_fail_decw_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_less_back_fail_zero_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_never_back_fail_zero_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_always_back_fail_keep_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_always_back_fail_incc_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_always_back_fail_wrap_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_always_back_fail_inv_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_always_back_fail_inv_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_greater_back_fail_repl_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_less_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_greater_back_fail_keep_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_equal_back_fail_keep_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_less_back_fail_inv_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_equal_back_fail_repl_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_less_back_fail_zero_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_not_equal_back_fail_keep_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_not_equal_back_fail_inv_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_less_back_fail_keep_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_less_back_fail_zero_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_not_equal_back_fail_decw_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_always_back_fail_zero_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_always_back_fail_keep_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_less_back_fail_repl_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_less_or_equal_back_fail_zero_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_greater_back_fail_zero_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_less_back_fail_incc_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_always_back_fail_decw_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_always_back_fail_decc_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_not_equal_back_fail_keep_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_less_back_fail_wrap_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_always_back_fail_zero_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_never_back_fail_keep_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_equal_back_fail_incc_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_greater_back_fail_incc_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_never_back_fail_decc_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_equal_back_fail_inv_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_equal_back_fail_repl_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_always_back_fail_inv_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_always_back_fail_repl_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_less_back_fail_inv_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_greater_back_fail_incc_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_never_back_fail_inv_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_never_back_fail_wrap_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_always_back_fail_decc_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_equal_back_fail_decw_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_greater_back_fail_inv_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_always_back_fail_decw_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_less_back_fail_decc_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_equal_back_fail_incc_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_not_equal_back_fail_incc_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_not_equal_back_fail_repl_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_always_back_fail_decc_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_less_or_equal_back_fail_repl_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_never_back_fail_decc_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_never_back_fail_repl_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_always_back_fail_repl_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_never_back_fail_decc_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_not_equal_back_fail_wrap_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_less_back_fail_decc_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_never_back_fail_zero_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_never_back_fail_zero_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_not_equal_back_fail_decc_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_less_back_fail_keep_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_always_back_fail_decc_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_greater_back_fail_decw_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_less_back_fail_decc_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_greater_back_fail_inv_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_always_back_fail_zero_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_not_equal_back_fail_wrap_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_not_equal_back_fail_repl_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_less_or_equal_back_fail_inv_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_greater_back_fail_keep_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_equal_back_fail_decw_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_less_or_equal_back_fail_inv_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_always_back_fail_zero_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_always_back_fail_repl_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_never_back_fail_keep_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_less_back_fail_zero_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_equal_back_fail_keep_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_less_back_fail_wrap_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_less_back_fail_zero_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_always_back_fail_decw_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_less_or_equal_back_fail_inv_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_greater_back_fail_keep_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_equal_back_fail_zero_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decc_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_not_equal_back_fail_repl_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_not_equal_back_fail_decc_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_not_equal_back_fail_zero_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_not_equal_back_fail_keep_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_not_equal_back_fail_decc_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_never_back_fail_decw_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_equal_back_fail_zero_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_not_equal_back_fail_decw_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_less_back_fail_decc_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_never_back_fail_decw_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_greater_back_fail_wrap_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_never_back_fail_decc_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_greater_back_fail_decc_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_not_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_less_or_equal_back_fail_zero_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_not_equal_back_fail_decc_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_always_back_fail_keep_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_not_equal_back_fail_incc_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_less_back_fail_repl_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_less_back_fail_repl_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_greater_back_fail_wrap_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_equal_back_fail_incc_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_equal_back_fail_inv_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_less_back_fail_keep_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_equal_back_fail_inv_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_never_back_fail_inv_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_not_equal_back_fail_incc_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_greater_back_fail_keep_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_never_back_fail_inv_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_greater_back_fail_keep_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_less_or_equal_back_fail_repl_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_never_back_fail_zero_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_not_equal_back_fail_incc_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_equal_back_fail_zero_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_never_back_fail_zero_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_not_equal_back_fail_inv_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_never_back_fail_inv_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_equal_back_fail_incc_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_never_back_fail_incc_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_never_back_fail_keep_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_not_equal_back_fail_incc_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_less_back_fail_decc_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_not_equal_back_fail_incc_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_equal_back_fail_incc_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_always_back_fail_wrap_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_never_back_fail_wrap_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_less_back_fail_zero_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_not_equal_back_fail_repl_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_never_back_fail_repl_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_not_equal_back_fail_decc_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_less_back_fail_repl_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_less_back_fail_keep_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_equal_back_fail_inv_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_greater_back_fail_decc_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_never_back_fail_wrap_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_less_back_fail_decc_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_equal_back_fail_keep_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_equal_back_fail_decw_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_equal_back_fail_repl_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_less_or_equal_back_fail_decw_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_greater_back_fail_inv_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_always_back_fail_repl_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_never_back_fail_decw_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_less_back_fail_repl_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_equal_back_fail_zero_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_not_equal_back_fail_wrap_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_always_back_fail_decc_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_not_equal_back_fail_wrap_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_always_back_fail_incc_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_less_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_never_back_fail_decc_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_never_back_fail_incc_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_less_or_equal_back_fail_inv_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_never_back_fail_decc_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_never_back_fail_inv_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_greater_back_fail_decc_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_always_back_fail_wrap_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_less_or_equal_back_fail_decc_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_equal_back_fail_wrap_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_equal_back_fail_decw_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_less_back_fail_zero_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_always_back_fail_incc_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_always_back_fail_incc_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_less_back_fail_inv_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_never_back_fail_repl_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_never_back_fail_repl_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_never_back_fail_inv_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_less_back_fail_decc_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_never_back_fail_keep_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_equal_back_fail_repl_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_always_back_fail_incc_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_greater_back_fail_keep_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_not_equal_back_fail_incc_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_never_back_fail_wrap_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_less_back_fail_keep_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_less_or_equal_back_fail_inv_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_not_equal_back_fail_wrap_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_equal_back_fail_zero_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_not_equal_back_fail_repl_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_never_back_fail_zero_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_never_back_fail_decw_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_never_back_fail_decw_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_equal_back_fail_wrap_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_equal_back_fail_decc_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_always_back_fail_zero_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_not_equal_back_fail_decw_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_equal_back_fail_decc_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_less_back_fail_wrap_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_never_back_fail_inv_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_less_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_not_equal_back_fail_repl_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_always_back_fail_decw_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_equal_back_fail_zero_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_less_back_fail_inv_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_not_equal_back_fail_incc_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_not_equal_back_fail_wrap_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_equal_back_fail_incc_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_always_back_fail_incc_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_always_back_fail_repl_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_equal_back_fail_decw_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_greater_back_fail_decw_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_always_back_fail_zero_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_not_equal_back_fail_repl_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_equal_back_fail_inv_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_never_back_fail_repl_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_less_back_fail_inv_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_equal_back_fail_decc_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_less_back_fail_inv_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_greater_back_fail_repl_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_less_back_fail_inv_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_equal_back_fail_decw_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_never_back_fail_incc_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_greater_back_fail_decc_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_less_back_fail_zero_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_always_back_fail_zero_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_always_back_fail_decw_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_less_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_greater_back_fail_incc_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_less_back_fail_inv_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_always_back_fail_keep_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_less_back_fail_wrap_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_always_back_fail_zero_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_greater_back_fail_repl_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_always_back_fail_keep_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_never_back_fail_inv_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_less_back_fail_inv_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_greater_back_fail_inv_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_not_equal_back_fail_inv_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_always_back_fail_decc_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_never_back_fail_incc_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_not_equal_back_fail_incc_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_less_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_always_back_fail_decc_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_never_back_fail_repl_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_always_back_fail_decc_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_greater_back_fail_inv_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_less_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_equal_back_fail_decw_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_greater_back_fail_decc_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_greater_back_fail_inv_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_not_equal_back_fail_decw_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_equal_back_fail_wrap_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_never_back_fail_decc_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_less_back_fail_zero_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_not_equal_back_fail_repl_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_greater_back_fail_wrap_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_equal_back_fail_decw_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_less_back_fail_inv_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_not_equal_back_fail_incc_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_greater_back_fail_repl_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_always_back_fail_repl_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_greater_back_fail_repl_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_always_back_fail_wrap_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_greater_back_fail_zero_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_not_equal_back_fail_keep_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_never_back_fail_wrap_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_equal_back_fail_wrap_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_always_back_fail_zero_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_always_back_fail_decc_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_equal_back_fail_repl_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_equal_back_fail_repl_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_never_back_fail_keep_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_greater_back_fail_wrap_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_less_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_never_back_fail_incc_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_greater_back_fail_decc_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_equal_back_fail_zero_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_less_back_fail_wrap_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_never_back_fail_incc_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_never_back_fail_inv_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_never_back_fail_inv_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_greater_back_fail_repl_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_greater_back_fail_wrap_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_always_back_fail_decw_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_never_back_fail_keep_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_not_equal_back_fail_wrap_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_less_back_fail_incc_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_always_back_fail_repl_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_equal_back_fail_wrap_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_always_back_fail_decw_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_equal_back_fail_incc_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_less_back_fail_decw_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_equal_back_fail_repl_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_always_back_fail_wrap_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_never_back_fail_decw_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_greater_back_fail_wrap_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_not_equal_back_fail_inv_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_greater_back_fail_decc_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_not_equal_back_fail_decw_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_equal_back_fail_zero_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_never_back_fail_keep_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_less_back_fail_incc_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_always_back_fail_keep_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_less_back_fail_decw_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_incc_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_equal_back_fail_repl_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_equal_back_fail_decc_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_less_back_fail_incc_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_less_back_fail_wrap_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_not_equal_back_fail_zero_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_always_back_fail_wrap_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_not_equal_back_fail_decc_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_less_or_equal_back_fail_inv_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_always_back_fail_wrap_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_greater_back_fail_decc_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_greater_back_fail_repl_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_never_back_fail_wrap_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_always_back_fail_decw_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_equal_back_fail_decw_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_greater_back_fail_decc_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_not_equal_back_fail_repl_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_less_back_fail_keep_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_not_equal_back_fail_decc_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_not_equal_back_fail_decc_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_not_equal_back_fail_repl_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_never_back_fail_decc_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_always_back_fail_decw_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_less_back_fail_keep_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_always_back_fail_repl_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_less_back_fail_decw_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_equal_back_fail_decc_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_less_back_fail_inv_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_greater_back_fail_zero_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_greater_back_fail_wrap_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_always_back_fail_decc_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_never_back_fail_wrap_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_never_back_fail_incc_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_not_equal_back_fail_keep_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_never_back_fail_keep_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_greater_back_fail_inv_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_greater_back_fail_decw_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_equal_back_fail_incc_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_always_back_fail_decc_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_never_back_fail_incc_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_greater_back_fail_incc_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_never_back_fail_wrap_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_equal_back_fail_wrap_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_greater_back_fail_decc_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_not_equal_back_fail_zero_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_always_back_fail_inv_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_greater_back_fail_zero_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_not_equal_back_fail_repl_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_less_back_fail_wrap_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_less_back_fail_repl_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_not_equal_back_fail_inv_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_always_back_fail_repl_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_equal_back_fail_decw_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_less_or_equal_back_fail_inv_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_never_back_fail_zero_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_always_back_fail_keep_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_equal_back_fail_keep_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_not_equal_back_fail_inv_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_always_back_fail_decc_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_always_back_fail_decc_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_equal_back_fail_decc_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_equal_back_fail_repl_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_less_or_equal_back_fail_keep_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_greater_back_fail_inv_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_equal_back_fail_decw_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_never_back_fail_inv_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_never_back_fail_zero_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_equal_back_fail_inv_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_always_back_fail_keep_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_less_or_equal_back_fail_repl_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_equal_back_fail_repl_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_less_back_fail_incc_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_never_back_fail_inv_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_not_equal_back_fail_repl_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_greater_back_fail_inv_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_never_back_fail_inv_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_always_back_fail_decc_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_less_or_equal_back_fail_zero_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_greater_back_fail_decc_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_equal_back_fail_inv_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_never_back_fail_inv_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_always_back_fail_inv_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_always_back_fail_incc_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_equal_back_fail_repl_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_never_back_fail_decc_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_not_equal_back_fail_wrap_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_never_back_fail_decc_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_always_back_fail_inv_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_never_back_fail_keep_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_not_equal_back_fail_zero_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_less_or_equal_back_fail_inv_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_greater_back_fail_keep_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_less_back_fail_wrap_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_always_back_fail_decc_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_always_back_fail_incc_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_not_equal_back_fail_incc_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_less_back_fail_inv_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_equal_back_fail_inv_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_equal_back_fail_keep_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_greater_back_fail_decw_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_never_back_fail_repl_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_equal_back_fail_inv_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_greater_back_fail_decc_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_equal_back_fail_decw_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_less_back_fail_incc_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_never_back_fail_incc_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_not_equal_back_fail_repl_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_not_equal_back_fail_decc_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_not_equal_back_fail_incc_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_always_back_fail_decw_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_greater_back_fail_decc_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_never_back_fail_decw_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_not_equal_back_fail_decw_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_greater_back_fail_inv_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_not_equal_back_fail_wrap_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_equal_back_fail_inv_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_never_back_fail_inv_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_not_equal_back_fail_decw_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_greater_back_fail_repl_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_not_equal_back_fail_wrap_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_never_back_fail_repl_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_less_back_fail_inv_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_never_back_fail_keep_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_less_back_fail_decw_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_always_back_fail_repl_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_never_back_fail_inv_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_less_back_fail_decc_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_greater_back_fail_zero_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_equal_back_fail_incc_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_always_back_fail_incc_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_equal_back_fail_decw_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decw_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_equal_back_fail_decc_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_equal_back_fail_wrap_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_equal_back_fail_zero_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_greater_back_fail_decw_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_not_equal_back_fail_decc_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_greater_back_fail_inv_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_always_back_fail_decw_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_not_equal_back_fail_zero_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_equal_back_fail_decc_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_never_back_fail_repl_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_not_equal_back_fail_wrap_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_never_back_fail_decw_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_less_back_fail_inv_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_always_back_fail_decw_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_not_equal_back_fail_incc_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_greater_back_fail_repl_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_always_back_fail_keep_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_always_back_fail_keep_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_less_back_fail_wrap_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_greater_back_fail_zero_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_not_equal_back_fail_zero_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_never_back_fail_decc_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_equal_back_fail_keep_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_not_equal_back_fail_keep_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_greater_back_fail_decw_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_always_back_fail_decc_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_always_back_fail_keep_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_never_back_fail_inv_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_less_back_fail_zero_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_less_or_equal_back_fail_inv_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_less_back_fail_zero_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_equal_back_fail_inv_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_not_equal_back_fail_decw_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_less_back_fail_decc_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_less_back_fail_wrap_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_equal_back_fail_incc_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_greater_back_fail_wrap_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_always_back_fail_incc_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_less_back_fail_repl_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_never_back_fail_zero_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_not_equal_back_fail_wrap_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_less_back_fail_zero_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_equal_back_fail_keep_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_equal_back_fail_decw_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_never_back_fail_incc_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_less_back_fail_decc_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_equal_back_fail_repl_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_never_back_fail_keep_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_less_back_fail_decc_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_not_equal_back_fail_inv_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_never_back_fail_decc_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_never_back_fail_incc_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_never_back_fail_inv_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_less_back_fail_incc_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_less_back_fail_incc_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_less_back_fail_repl_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_less_back_fail_decc_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_less_back_fail_keep_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_not_equal_back_fail_repl_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_not_equal_back_fail_keep_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_never_back_fail_wrap_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_greater_back_fail_keep_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_not_equal_back_fail_zero_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_not_equal_back_fail_decc_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_always_back_fail_decw_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_never_back_fail_zero_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_less_back_fail_repl_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_less_back_fail_repl_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_equal_back_fail_wrap_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_less_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_never_back_fail_repl_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_always_back_fail_keep_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_not_equal_back_fail_wrap_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_greater_back_fail_inv_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_equal_back_fail_keep_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_greater_back_fail_inv_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_never_back_fail_repl_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_not_equal_back_fail_zero_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_greater_back_fail_decc_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_not_equal_back_fail_inv_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_not_equal_back_fail_decw_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_greater_back_fail_incc_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_equal_back_fail_repl_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_greater_back_fail_wrap_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_less_back_fail_zero_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_less_back_fail_repl_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_not_equal_back_fail_inv_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_always_back_fail_decw_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_equal_back_fail_wrap_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_less_back_fail_zero_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_not_equal_back_fail_keep_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_less_back_fail_zero_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_always_back_fail_zero_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_never_back_fail_keep_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_not_equal_back_fail_zero_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_always_back_fail_incc_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_always_back_fail_wrap_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_greater_back_fail_wrap_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_never_back_fail_keep_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_greater_back_fail_inv_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_not_equal_back_fail_zero_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_equal_back_fail_inv_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_less_back_fail_repl_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_always_back_fail_wrap_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_never_back_fail_repl_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_not_equal_back_fail_wrap_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_not_equal_back_fail_incc_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_less_back_fail_repl_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_not_equal_back_fail_wrap_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_greater_back_fail_inv_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_not_equal_back_fail_incc_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_greater_back_fail_decw_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decc_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_always_back_fail_decw_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_less_back_fail_keep_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_less_back_fail_keep_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_not_equal_back_fail_incc_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_not_equal_back_fail_decc_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_never_back_fail_incc_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_greater_back_fail_decw_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_not_equal_back_fail_wrap_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_equal_back_fail_zero_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_greater_back_fail_wrap_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_always_back_fail_incc_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_less_back_fail_keep_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_less_or_equal_back_fail_decc_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_always_back_fail_decw_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_not_equal_back_fail_wrap_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_less_back_fail_incc_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_always_back_fail_incc_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_never_back_fail_wrap_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_equal_back_fail_inv_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_equal_back_fail_decc_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_less_back_fail_repl_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_never_back_fail_inv_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_less_back_fail_keep_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_not_equal_back_fail_incc_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_greater_back_fail_decw_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_not_equal_back_fail_inv_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_never_back_fail_decw_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_never_back_fail_inv_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_less_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_less_back_fail_incc_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_greater_back_fail_repl_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_greater_back_fail_decc_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_not_equal_back_fail_decw_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_never_back_fail_keep_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_not_equal_back_fail_decc_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_equal_back_fail_incc_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_never_back_fail_zero_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_less_back_fail_incc_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_less_back_fail_zero_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_less_back_fail_wrap_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_less_or_equal_back_fail_repl_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_less_or_equal_back_fail_zero_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_never_back_fail_inv_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_never_back_fail_repl_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_equal_back_fail_inv_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_always_back_fail_wrap_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_never_back_fail_keep_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_not_equal_back_fail_decc_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_less_back_fail_keep_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_equal_back_fail_zero_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_not_equal_back_fail_inv_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_not_equal_back_fail_zero_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_less_back_fail_inv_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_never_back_fail_keep_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_not_equal_back_fail_keep_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_greater_back_fail_decc_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_greater_back_fail_zero_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_never_back_fail_repl_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_always_back_fail_incc_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_always_back_fail_keep_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_greater_back_fail_incc_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_greater_back_fail_inv_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_never_back_fail_inv_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_less_back_fail_decw_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_greater_back_fail_inv_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_equal_back_fail_repl_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_never_back_fail_wrap_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_never_back_fail_wrap_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_equal_back_fail_zero_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_never_back_fail_decw_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_never_back_fail_decc_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_not_equal_back_fail_inv_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_less_back_fail_wrap_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_less_back_fail_incc_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_always_back_fail_zero_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_less_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_always_back_fail_zero_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_always_back_fail_decc_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_not_equal_back_fail_keep_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_not_equal_back_fail_repl_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_equal_back_fail_keep_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_always_back_fail_decc_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_never_back_fail_decw_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_always_back_fail_keep_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_not_equal_back_fail_wrap_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_equal_back_fail_incc_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_not_equal_back_fail_repl_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decc_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_equal_back_fail_zero_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_greater_back_fail_incc_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_less_back_fail_keep_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_never_back_fail_decc_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_equal_back_fail_repl_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_not_equal_back_fail_decw_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_equal_back_fail_inv_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_less_back_fail_decw_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_greater_back_fail_inv_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_always_back_fail_decc_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_less_back_fail_keep_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_always_back_fail_decw_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_less_back_fail_inv_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_never_back_fail_keep_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_never_back_fail_repl_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_greater_back_fail_zero_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_not_equal_back_fail_zero_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_greater_back_fail_decc_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_less_back_fail_wrap_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_equal_back_fail_repl_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_always_back_fail_zero_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_always_back_fail_wrap_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_always_back_fail_repl_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_always_back_fail_wrap_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_less_back_fail_repl_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_greater_back_fail_zero_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_never_back_fail_decw_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_never_back_fail_wrap_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_less_back_fail_decw_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_not_equal_back_fail_zero_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_equal_back_fail_zero_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_less_back_fail_zero_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_never_back_fail_keep_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_not_equal_back_fail_decw_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_never_back_fail_zero_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_not_equal_back_fail_inv_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_less_back_fail_incc_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_always_back_fail_decc_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_less_or_equal_back_fail_zero_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_less_back_fail_incc_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_less_back_fail_zero_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_never_back_fail_decw_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_always_back_fail_decw_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_not_equal_back_fail_inv_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_equal_back_fail_keep_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_not_equal_back_fail_decw_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_greater_back_fail_zero_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_not_equal_back_fail_decw_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_greater_back_fail_zero_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_less_back_fail_incc_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_always_back_fail_decc_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_always_back_fail_wrap_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_not_equal_back_fail_incc_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_equal_back_fail_decw_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_not_equal_back_fail_repl_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_not_equal_back_fail_zero_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_not_equal_back_fail_repl_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_always_back_fail_repl_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_equal_back_fail_repl_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_always_back_fail_repl_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_never_back_fail_zero_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_greater_back_fail_decc_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_always_back_fail_inv_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_always_back_fail_wrap_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_never_back_fail_decc_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_greater_back_fail_incc_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_equal_back_fail_decw_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_not_equal_back_fail_wrap_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_always_back_fail_keep_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_always_back_fail_zero_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_greater_back_fail_decw_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_always_back_fail_repl_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_equal_back_fail_repl_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_always_back_fail_wrap_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_equal_back_fail_decw_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_equal_back_fail_decc_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_greater_back_fail_zero_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_always_back_fail_incc_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_less_back_fail_zero_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_greater_back_fail_keep_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decc_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_less_back_fail_incc_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_never_back_fail_zero_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_never_back_fail_decw_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_greater_back_fail_inv_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_not_equal_back_fail_keep_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_not_equal_back_fail_zero_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_always_back_fail_decw_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_greater_back_fail_decc_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_never_back_fail_keep_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_never_back_fail_keep_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_equal_back_fail_keep_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_greater_back_fail_zero_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_less_back_fail_incc_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_always_back_fail_zero_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_less_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_not_equal_back_fail_keep_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_greater_back_fail_decw_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_equal_back_fail_zero_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_less_back_fail_incc_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_greater_back_fail_inv_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_equal_back_fail_wrap_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_less_back_fail_zero_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_less_back_fail_incc_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_equal_back_fail_keep_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_greater_back_fail_zero_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_less_back_fail_incc_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_equal_back_fail_zero_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_always_back_fail_wrap_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_greater_back_fail_inv_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_less_back_fail_inv_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_less_back_fail_decc_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_less_back_fail_inv_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_less_back_fail_incc_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_equal_back_fail_zero_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_always_back_fail_inv_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_never_back_fail_inv_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_always_back_fail_decw_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decc_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_always_back_fail_zero_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_never_back_fail_decc_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_not_equal_back_fail_inv_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_greater_back_fail_inv_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_equal_back_fail_zero_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_not_equal_back_fail_decw_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_less_back_fail_incc_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_always_back_fail_zero_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_always_back_fail_zero_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_less_back_fail_wrap_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_never_back_fail_zero_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_equal_back_fail_inv_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_never_back_fail_keep_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_less_back_fail_wrap_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_always_back_fail_decc_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_greater_back_fail_decw_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_greater_back_fail_wrap_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_never_back_fail_decc_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_greater_back_fail_zero_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_greater_back_fail_decw_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_equal_back_fail_inv_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_never_back_fail_repl_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_always_back_fail_inv_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_never_back_fail_incc_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_not_equal_back_fail_wrap_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_greater_back_fail_wrap_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_never_back_fail_wrap_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_not_equal_back_fail_incc_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_greater_back_fail_repl_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_less_back_fail_keep_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_less_back_fail_repl_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_not_equal_back_fail_decw_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_not_equal_back_fail_inv_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_never_back_fail_inv_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_less_back_fail_incc_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_greater_back_fail_wrap_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_equal_back_fail_decw_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_never_back_fail_incc_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_not_equal_back_fail_wrap_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_always_back_fail_decw_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_always_back_fail_incc_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_less_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_greater_back_fail_zero_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_less_back_fail_zero_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_equal_back_fail_decc_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_less_back_fail_keep_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_greater_back_fail_decc_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_greater_back_fail_decc_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_never_back_fail_repl_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_less_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_greater_back_fail_incc_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_less_back_fail_zero_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_always_back_fail_keep_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_never_back_fail_decw_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_not_equal_back_fail_decw_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_always_back_fail_zero_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_equal_back_fail_wrap_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_equal_back_fail_repl_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_less_back_fail_decw_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_always_back_fail_decw_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_less_back_fail_keep_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_always_back_fail_decw_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_less_back_fail_repl_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_always_back_fail_zero_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_not_equal_back_fail_zero_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_never_back_fail_keep_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_less_back_fail_decc_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_always_back_fail_zero_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_always_back_fail_zero_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_not_equal_back_fail_inv_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_not_equal_back_fail_zero_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_always_back_fail_zero_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_never_back_fail_zero_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_not_equal_back_fail_incc_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_not_equal_back_fail_incc_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_never_back_fail_repl_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_less_back_fail_keep_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_never_back_fail_inv_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_equal_back_fail_repl_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_never_back_fail_repl_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_equal_back_fail_decc_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_always_back_fail_decc_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_equal_back_fail_decw_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_not_equal_back_fail_zero_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_less_back_fail_keep_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_not_equal_back_fail_incc_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_greater_back_fail_decc_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_greater_back_fail_decc_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_always_back_fail_decw_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_less_back_fail_incc_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_equal_back_fail_decw_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_never_back_fail_incc_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_not_equal_back_fail_wrap_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_less_or_equal_back_fail_inv_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_less_back_fail_decc_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_equal_back_fail_zero_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_greater_back_fail_keep_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_greater_back_fail_inv_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_equal_back_fail_repl_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_equal_back_fail_repl_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_less_back_fail_incc_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_always_back_fail_repl_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_not_equal_back_fail_zero_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_equal_back_fail_decw_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_greater_back_fail_keep_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_never_back_fail_repl_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_greater_back_fail_wrap_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_equal_back_fail_zero_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_less_or_equal_back_fail_inv_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_greater_back_fail_incc_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_greater_back_fail_zero_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_greater_back_fail_keep_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_not_equal_back_fail_incc_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_greater_back_fail_zero_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_equal_back_fail_zero_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_greater_back_fail_decw_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_always_back_fail_inv_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_always_back_fail_inv_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_always_back_fail_wrap_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_greater_back_fail_incc_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_greater_back_fail_zero_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_greater_back_fail_wrap_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_never_back_fail_decc_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_always_back_fail_incc_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_less_back_fail_keep_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_less_back_fail_wrap_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_equal_back_fail_keep_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_less_back_fail_wrap_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_less_back_fail_zero_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_not_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_greater_back_fail_decw_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_always_back_fail_incc_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_not_equal_back_fail_incc_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_greater_back_fail_zero_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_always_back_fail_decw_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_less_back_fail_incc_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_less_back_fail_incc_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_greater_back_fail_decw_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_less_back_fail_inv_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_always_back_fail_inv_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_never_back_fail_wrap_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_equal_back_fail_repl_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_never_back_fail_repl_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_equal_back_fail_repl_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_always_back_fail_decw_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_less_back_fail_repl_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_equal_back_fail_decw_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_never_back_fail_keep_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_not_equal_back_fail_decw_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_not_equal_back_fail_repl_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_less_back_fail_inv_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_equal_back_fail_incc_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_never_back_fail_wrap_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_never_back_fail_decw_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_less_back_fail_repl_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_equal_back_fail_zero_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_equal_back_fail_incc_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_equal_back_fail_inv_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_never_back_fail_decc_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_less_back_fail_repl_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_less_back_fail_incc_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_greater_back_fail_zero_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_less_back_fail_repl_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_less_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_greater_back_fail_decc_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_not_equal_back_fail_zero_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_less_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_equal_back_fail_wrap_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_always_back_fail_decw_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_greater_back_fail_decw_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_less_back_fail_incc_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_always_back_fail_repl_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_not_equal_back_fail_decw_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_not_equal_back_fail_zero_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_equal_back_fail_inv_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_equal_back_fail_decc_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_not_equal_back_fail_repl_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_greater_back_fail_inv_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_always_back_fail_decw_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_never_back_fail_inv_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_always_back_fail_inv_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_always_back_fail_decw_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_never_back_fail_decc_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_less_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_never_back_fail_keep_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_greater_back_fail_inv_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_never_back_fail_inv_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_equal_back_fail_repl_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_equal_back_fail_wrap_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_equal_back_fail_incc_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_never_back_fail_decc_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_always_back_fail_zero_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_never_back_fail_incc_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_equal_back_fail_inv_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_never_back_fail_repl_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_never_back_fail_repl_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_never_back_fail_decw_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_greater_back_fail_zero_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_less_back_fail_incc_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_less_back_fail_repl_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_always_back_fail_inv_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_equal_back_fail_decw_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_not_equal_back_fail_decw_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_greater_back_fail_incc_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_always_back_fail_decc_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_equal_back_fail_zero_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_greater_back_fail_inv_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_not_equal_back_fail_inv_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_always_back_fail_decc_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_always_back_fail_zero_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_equal_back_fail_zero_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_always_back_fail_inv_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_never_back_fail_decc_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_less_or_equal_back_fail_zero_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_always_back_fail_decc_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_greater_back_fail_wrap_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_always_back_fail_keep_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_not_equal_back_fail_zero_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_less_back_fail_decc_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_not_equal_back_fail_wrap_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_never_back_fail_decw_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_less_back_fail_inv_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_not_equal_back_fail_repl_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_greater_back_fail_wrap_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_always_back_fail_decw_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_greater_back_fail_incc_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_less_back_fail_wrap_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_always_back_fail_inv_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_less_back_fail_keep_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_less_back_fail_decw_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_less_back_fail_repl_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_not_equal_back_fail_keep_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_never_back_fail_decc_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_not_equal_back_fail_repl_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_never_back_fail_zero_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_less_back_fail_incc_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_not_equal_back_fail_keep_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_never_back_fail_wrap_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_greater_back_fail_keep_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_equal_back_fail_keep_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_less_back_fail_decc_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_less_or_equal_back_fail_zero_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_never_back_fail_decw_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_less_or_equal_back_fail_zero_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_greater_back_fail_repl_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_less_back_fail_decc_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_always_back_fail_zero_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_not_equal_back_fail_repl_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_less_back_fail_wrap_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_never_back_fail_wrap_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_not_equal_back_fail_inv_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_less_back_fail_inv_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_always_back_fail_keep_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_always_back_fail_incc_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_less_back_fail_keep_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_less_back_fail_keep_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_equal_back_fail_wrap_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_always_back_fail_repl_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_equal_back_fail_inv_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_always_back_fail_decc_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_not_equal_back_fail_incc_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_less_back_fail_wrap_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_greater_back_fail_keep_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_never_back_fail_keep_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_equal_back_fail_repl_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_not_equal_back_fail_decc_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_equal_back_fail_zero_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_greater_back_fail_wrap_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_greater_back_fail_decw_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_always_back_fail_decw_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_never_back_fail_repl_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_greater_back_fail_incc_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_equal_back_fail_wrap_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_greater_back_fail_incc_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_always_back_fail_incc_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_not_equal_back_fail_inv_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_not_equal_back_fail_decc_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_never_back_fail_decw_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_always_back_fail_keep_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_equal_back_fail_zero_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_not_equal_back_fail_incc_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_always_back_fail_inv_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_greater_back_fail_wrap_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_always_back_fail_decw_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_always_back_fail_repl_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_equal_back_fail_keep_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_greater_back_fail_incc_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_not_equal_back_fail_inv_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_less_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_equal_back_fail_keep_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_equal_back_fail_decw_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_always_back_fail_decw_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_never_back_fail_keep_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_equal_back_fail_keep_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_always_back_fail_decc_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_less_back_fail_keep_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_less_back_fail_decw_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_never_back_fail_zero_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_equal_back_fail_wrap_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_not_equal_back_fail_zero_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_equal_back_fail_repl_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_always_back_fail_zero_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_less_back_fail_decc_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_greater_back_fail_repl_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_never_back_fail_decw_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_equal_back_fail_decc_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_equal_back_fail_incc_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_not_equal_back_fail_incc_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_greater_back_fail_zero_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_greater_back_fail_decc_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_always_back_fail_decc_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decc_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_always_back_fail_inv_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_greater_back_fail_inv_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_always_back_fail_keep_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_not_equal_back_fail_zero_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_less_back_fail_wrap_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_equal_back_fail_zero_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_less_back_fail_decw_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_never_back_fail_wrap_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_equal_back_fail_zero_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_never_back_fail_incc_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_never_back_fail_repl_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_always_back_fail_incc_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_greater_back_fail_decc_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_greater_back_fail_decw_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_less_back_fail_zero_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_less_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_not_equal_back_fail_incc_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_less_back_fail_inv_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_always_back_fail_decc_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_less_back_fail_repl_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_not_equal_back_fail_keep_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_not_equal_back_fail_keep_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_less_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_never_back_fail_decw_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_always_back_fail_repl_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_not_equal_back_fail_decc_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_equal_back_fail_decc_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_greater_back_fail_decw_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_never_back_fail_decc_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_greater_back_fail_repl_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_never_back_fail_inv_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_greater_back_fail_zero_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_not_equal_back_fail_inv_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_less_back_fail_wrap_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_greater_back_fail_incc_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_not_equal_back_fail_decw_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_not_equal_back_fail_repl_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_less_or_equal_back_fail_repl_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_equal_back_fail_keep_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_less_back_fail_decc_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_always_back_fail_wrap_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_never_back_fail_decc_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_always_back_fail_wrap_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_equal_back_fail_decc_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_less_back_fail_incc_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_greater_back_fail_zero_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_always_back_fail_zero_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_never_back_fail_repl_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_never_back_fail_repl_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_greater_back_fail_decc_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_equal_back_fail_zero_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_not_equal_back_fail_inv_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_not_equal_back_fail_incc_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_never_back_fail_zero_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_always_back_fail_inv_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_greater_back_fail_wrap_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_less_back_fail_zero_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_always_back_fail_repl_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_never_back_fail_repl_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_less_or_equal_back_fail_zero_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_greater_back_fail_inv_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_greater_back_fail_wrap_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_less_back_fail_repl_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_less_back_fail_repl_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_less_back_fail_wrap_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_not_equal_back_fail_zero_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_greater_back_fail_repl_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_less_back_fail_decw_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_greater_back_fail_incc_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_less_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_less_back_fail_zero_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_less_back_fail_decw_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_greater_back_fail_repl_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_equal_back_fail_decw_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_never_back_fail_repl_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_not_equal_back_fail_incc_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_not_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_greater_back_fail_incc_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_never_back_fail_wrap_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_never_back_fail_zero_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_always_back_fail_decc_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_not_equal_back_fail_keep_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_less_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_greater_back_fail_repl_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_always_back_fail_decc_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_never_back_fail_zero_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_never_back_fail_wrap_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_less_back_fail_inv_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_less_or_equal_back_fail_repl_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_not_equal_back_fail_incc_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_less_back_fail_keep_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_not_equal_back_fail_inv_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_never_back_fail_inv_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_never_back_fail_incc_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_never_back_fail_zero_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_not_equal_back_fail_repl_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_greater_back_fail_inv_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_less_back_fail_zero_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_less_back_fail_decw_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_always_back_fail_decc_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_always_back_fail_inv_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_not_equal_back_fail_keep_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_less_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_never_back_fail_keep_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_greater_back_fail_zero_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_not_equal_back_fail_keep_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_never_back_fail_decw_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_always_back_fail_zero_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_never_back_fail_inv_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_not_equal_back_fail_decc_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_less_back_fail_wrap_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_equal_back_fail_decw_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_not_equal_back_fail_keep_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_never_back_fail_repl_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_always_back_fail_decw_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_never_back_fail_zero_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_not_equal_back_fail_inv_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_not_equal_back_fail_inv_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_always_back_fail_keep_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_greater_back_fail_decc_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_greater_back_fail_incc_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_not_equal_back_fail_keep_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_never_back_fail_decc_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_never_back_fail_incc_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_never_back_fail_decw_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_less_back_fail_wrap_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_never_back_fail_keep_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_equal_back_fail_repl_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_less_back_fail_wrap_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_greater_back_fail_repl_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_always_back_fail_repl_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_never_back_fail_repl_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_never_back_fail_decc_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_not_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_greater_back_fail_keep_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_less_back_fail_inv_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_less_back_fail_wrap_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_never_back_fail_zero_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_less_back_fail_decw_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_not_equal_back_fail_wrap_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_greater_back_fail_decw_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_not_equal_back_fail_zero_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_equal_back_fail_decc_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_never_back_fail_zero_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_never_back_fail_incc_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_equal_back_fail_incc_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_equal_back_fail_wrap_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_not_equal_back_fail_repl_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_equal_back_fail_decc_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_less_back_fail_incc_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_never_back_fail_zero_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_equal_back_fail_repl_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_equal_back_fail_repl_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_less_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_never_back_fail_keep_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_less_back_fail_zero_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_less_back_fail_inv_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_less_back_fail_decw_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_always_back_fail_wrap_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_always_back_fail_keep_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_always_back_fail_wrap_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_greater_back_fail_decw_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_not_equal_back_fail_inv_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_equal_back_fail_decw_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_not_equal_back_fail_incc_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_less_back_fail_decw_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_less_back_fail_keep_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_never_back_fail_decw_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_not_equal_back_fail_repl_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_always_back_fail_zero_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_less_or_equal_back_fail_decw_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_always_back_fail_wrap_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_less_back_fail_decw_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_always_back_fail_wrap_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_not_equal_back_fail_incc_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_always_back_fail_decw_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decc_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_not_equal_back_fail_decw_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_less_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_never_back_fail_repl_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_equal_back_fail_decw_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_greater_back_fail_repl_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_never_back_fail_keep_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_never_back_fail_zero_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_not_equal_back_fail_incc_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_never_back_fail_zero_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_never_back_fail_decc_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_less_back_fail_zero_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_less_back_fail_decw_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_less_back_fail_zero_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_not_equal_back_fail_inv_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_greater_back_fail_wrap_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_always_back_fail_decc_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_not_equal_back_fail_zero_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_not_equal_back_fail_keep_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_less_back_fail_decw_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_less_back_fail_incc_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_never_back_fail_wrap_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_keep_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_greater_back_fail_incc_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_less_back_fail_keep_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_less_back_fail_decc_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_equal_back_fail_incc_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_never_back_fail_decw_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_always_back_fail_decc_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_always_back_fail_repl_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_not_equal_back_fail_keep_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_never_back_fail_wrap_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_always_back_fail_decc_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_never_back_fail_keep_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_not_equal_back_fail_inv_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_less_back_fail_keep_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_not_equal_back_fail_inv_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_not_equal_back_fail_repl_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_equal_back_fail_decw_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_not_equal_back_fail_wrap_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_equal_back_fail_wrap_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_not_equal_back_fail_inv_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_less_back_fail_keep_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_greater_back_fail_inv_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_less_back_fail_zero_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_less_back_fail_decc_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_greater_back_fail_decc_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_not_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_always_back_fail_decc_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_always_back_fail_decw_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_always_back_fail_decc_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_less_back_fail_keep_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_greater_back_fail_inv_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_not_equal_back_fail_incc_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_always_back_fail_incc_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_not_equal_back_fail_zero_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_not_equal_back_fail_wrap_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_never_back_fail_inv_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_equal_back_fail_repl_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_less_back_fail_decc_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_never_back_fail_decc_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_not_equal_back_fail_zero_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_always_back_fail_keep_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_not_equal_back_fail_zero_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_less_back_fail_repl_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decw_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_always_back_fail_repl_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_less_back_fail_incc_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_equal_back_fail_inv_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_less_back_fail_keep_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_never_back_fail_repl_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_always_back_fail_decw_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_greater_back_fail_inv_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_always_back_fail_decw_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_equal_back_fail_decc_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_less_back_fail_repl_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_equal_back_fail_decw_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_not_equal_back_fail_incc_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_equal_back_fail_decc_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_less_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_greater_back_fail_decc_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_always_back_fail_wrap_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_less_back_fail_wrap_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_greater_back_fail_repl_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_not_equal_back_fail_wrap_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_always_back_fail_decc_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_not_equal_back_fail_decw_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_less_back_fail_decw_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_greater_back_fail_keep_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_less_back_fail_decc_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_never_back_fail_wrap_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_greater_back_fail_decw_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_greater_back_fail_incc_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_not_equal_back_fail_wrap_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_greater_back_fail_incc_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_not_equal_back_fail_decw_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_greater_back_fail_wrap_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_always_back_fail_decc_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_always_back_fail_repl_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_not_equal_back_fail_decw_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_never_back_fail_wrap_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_never_back_fail_incc_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_never_back_fail_inv_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_not_equal_back_fail_wrap_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_never_back_fail_decw_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_always_back_fail_repl_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_always_back_fail_inv_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_always_back_fail_keep_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_not_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_less_back_fail_repl_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_always_back_fail_zero_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_less_back_fail_incc_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_equal_back_fail_zero_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_greater_back_fail_decw_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_always_back_fail_wrap_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_equal_back_fail_decc_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_never_back_fail_wrap_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_always_back_fail_keep_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_not_equal_back_fail_incc_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_less_back_fail_incc_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_greater_back_fail_decc_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_incc_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_equal_back_fail_inv_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_greater_back_fail_inv_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_never_back_fail_zero_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_less_back_fail_decw_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_greater_back_fail_repl_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_equal_back_fail_decw_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_greater_back_fail_wrap_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_greater_back_fail_decc_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_greater_back_fail_inv_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_not_equal_back_fail_zero_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_not_equal_back_fail_keep_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_not_equal_back_fail_decw_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_equal_back_fail_keep_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_never_back_fail_zero_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_always_back_fail_incc_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_equal_back_fail_decc_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_greater_back_fail_decw_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_less_back_fail_keep_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_less_back_fail_inv_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_always_back_fail_keep_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_less_back_fail_zero_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_less_back_fail_zero_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_less_or_equal_back_fail_incc_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_equal_back_fail_zero_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_equal_back_fail_decc_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_greater_back_fail_incc_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_not_equal_back_fail_repl_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_never_back_fail_decw_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_less_back_fail_decw_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_not_equal_back_fail_wrap_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_not_equal_back_fail_decc_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_less_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_equal_back_fail_wrap_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_less_back_fail_decw_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_less_back_fail_decc_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_always_back_fail_decw_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_greater_back_fail_zero_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_less_back_fail_incc_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_equal_back_fail_wrap_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_equal_back_fail_keep_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_not_equal_back_fail_inv_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_always_back_fail_zero_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_greater_back_fail_wrap_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_less_back_fail_incc_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_greater_back_fail_repl_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_always_back_fail_inv_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_equal_back_fail_wrap_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_equal_back_fail_zero_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decw_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_not_equal_back_fail_repl_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_always_back_fail_keep_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_equal_back_fail_keep_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_always_back_fail_inv_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_equal_back_fail_decw_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_less_or_equal_back_fail_keep_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_always_back_fail_incc_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_not_equal_back_fail_inv_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_less_back_fail_decw_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_greater_back_fail_wrap_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_less_or_equal_back_fail_repl_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_less_back_fail_decc_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_greater_back_fail_decc_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_greater_back_fail_repl_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_never_back_fail_zero_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_not_equal_back_fail_keep_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_not_equal_back_fail_repl_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_less_back_fail_wrap_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_not_equal_back_fail_wrap_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_always_back_fail_wrap_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_less_back_fail_wrap_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_always_back_fail_wrap_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_equal_back_fail_zero_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_less_back_fail_zero_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_not_equal_back_fail_inv_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_less_back_fail_inv_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_not_equal_back_fail_incc_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_equal_back_fail_decc_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_not_equal_back_fail_repl_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_not_equal_back_fail_inv_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_always_back_fail_wrap_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_equal_back_fail_inv_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_greater_back_fail_inv_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_less_back_fail_wrap_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_less_back_fail_incc_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_less_back_fail_repl_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_equal_back_fail_repl_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_not_equal_back_fail_zero_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_always_back_fail_wrap_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_not_equal_back_fail_incc_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_less_back_fail_decc_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_greater_back_fail_zero_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_greater_back_fail_decw_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_equal_back_fail_decw_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_greater_back_fail_incc_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_not_equal_back_fail_zero_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_not_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_equal_back_fail_decw_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_less_or_equal_back_fail_repl_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_equal_back_fail_decw_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_always_back_fail_wrap_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_equal_back_fail_decw_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_always_back_fail_inv_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_less_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_less_back_fail_decw_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_never_back_fail_inv_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_less_back_fail_keep_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_not_equal_back_fail_decw_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_less_back_fail_inv_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_not_equal_back_fail_repl_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_equal_back_fail_zero_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_never_back_fail_keep_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_never_back_fail_decc_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_equal_back_fail_incc_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_always_back_fail_incc_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_less_back_fail_inv_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_less_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_always_back_fail_zero_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_greater_back_fail_incc_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_less_back_fail_decc_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_not_equal_back_fail_inv_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_less_back_fail_incc_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_greater_back_fail_repl_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_equal_back_fail_repl_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_less_back_fail_inv_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_not_equal_back_fail_decc_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_never_back_fail_inv_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_always_back_fail_repl_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_never_back_fail_keep_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_never_back_fail_decw_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_greater_back_fail_zero_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_less_back_fail_decc_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_greater_back_fail_repl_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_equal_back_fail_incc_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_less_back_fail_decc_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_less_back_fail_zero_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_always_back_fail_inv_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_greater_back_fail_zero_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_less_back_fail_zero_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_equal_back_fail_decc_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_never_back_fail_decc_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_greater_back_fail_wrap_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_always_back_fail_wrap_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_not_equal_back_fail_incc_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_equal_back_fail_decw_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_equal_back_fail_repl_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_equal_back_fail_wrap_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_greater_back_fail_keep_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_never_back_fail_repl_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_equal_back_fail_inv_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_not_equal_back_fail_keep_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_greater_back_fail_inv_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_equal_back_fail_zero_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_less_or_equal_back_fail_keep_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_not_equal_back_fail_keep_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_less_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_greater_back_fail_decw_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_equal_back_fail_inv_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_less_back_fail_decc_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_less_back_fail_inv_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_greater_back_fail_zero_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_greater_back_fail_zero_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_less_back_fail_decc_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_never_back_fail_keep_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_greater_back_fail_inv_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_always_back_fail_decc_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_less_or_equal_back_fail_zero_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_equal_back_fail_incc_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_less_back_fail_keep_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_not_equal_back_fail_incc_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_greater_back_fail_repl_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_less_or_equal_back_fail_zero_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_not_equal_back_fail_keep_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_greater_back_fail_inv_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_not_equal_back_fail_wrap_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_greater_back_fail_decw_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_never_back_fail_inv_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_less_back_fail_decc_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_not_equal_back_fail_zero_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_not_equal_back_fail_zero_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_not_equal_back_fail_inv_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_always_back_fail_keep_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_equal_back_fail_wrap_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_less_back_fail_repl_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_not_equal_back_fail_decc_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_never_back_fail_decw_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_less_back_fail_zero_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_not_equal_back_fail_inv_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_equal_back_fail_incc_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_not_equal_back_fail_inv_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_less_or_equal_back_fail_incc_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_less_or_equal_back_fail_decc_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_greater_back_fail_inv_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_less_back_fail_zero_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_not_equal_back_fail_inv_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_not_equal_back_fail_inv_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_greater_back_fail_decc_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_equal_back_fail_inv_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_not_equal_back_fail_repl_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_never_back_fail_repl_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_equal_back_fail_keep_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_less_back_fail_wrap_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_always_back_fail_decw_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_never_back_fail_incc_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_not_equal_back_fail_keep_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_less_back_fail_repl_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_less_or_equal_back_fail_zero_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_never_back_fail_decw_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_always_back_fail_repl_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_greater_back_fail_inv_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_always_back_fail_decw_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_equal_back_fail_repl_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_always_back_fail_keep_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_greater_back_fail_decw_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_always_back_fail_decw_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_equal_back_fail_keep_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_never_back_fail_keep_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_greater_back_fail_keep_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_not_equal_back_fail_wrap_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_greater_back_fail_wrap_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_equal_back_fail_incc_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_less_back_fail_keep_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_not_equal_back_fail_inv_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_never_back_fail_decc_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_less_back_fail_repl_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_less_back_fail_decw_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_not_equal_back_fail_keep_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_always_back_fail_keep_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_equal_back_fail_wrap_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_always_back_fail_repl_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_equal_back_fail_decw_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_equal_back_fail_keep_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_always_back_fail_decw_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_less_back_fail_zero_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_never_back_fail_zero_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_always_back_fail_keep_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_always_back_fail_incc_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_always_back_fail_wrap_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_always_back_fail_inv_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_always_back_fail_inv_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_greater_back_fail_repl_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_less_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_greater_back_fail_keep_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_equal_back_fail_keep_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_less_back_fail_inv_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_equal_back_fail_repl_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_less_back_fail_zero_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_not_equal_back_fail_keep_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_not_equal_back_fail_inv_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_less_back_fail_keep_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_less_back_fail_zero_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_not_equal_back_fail_decw_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_always_back_fail_zero_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_always_back_fail_keep_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_less_back_fail_repl_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_less_or_equal_back_fail_zero_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_greater_back_fail_zero_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_less_back_fail_incc_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_always_back_fail_decw_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_always_back_fail_decc_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_not_equal_back_fail_keep_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_less_back_fail_wrap_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_always_back_fail_zero_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_never_back_fail_keep_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_equal_back_fail_incc_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_greater_back_fail_incc_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_never_back_fail_decc_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_equal_back_fail_inv_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_equal_back_fail_repl_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_always_back_fail_inv_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_always_back_fail_repl_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_less_back_fail_inv_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_greater_back_fail_incc_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_never_back_fail_inv_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_never_back_fail_wrap_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_always_back_fail_decc_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_equal_back_fail_decw_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_greater_back_fail_inv_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_always_back_fail_decw_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_less_back_fail_decc_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_equal_back_fail_incc_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_not_equal_back_fail_incc_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_not_equal_back_fail_repl_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_always_back_fail_decc_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_less_or_equal_back_fail_repl_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_never_back_fail_decc_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_never_back_fail_repl_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_always_back_fail_repl_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_never_back_fail_decc_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_not_equal_back_fail_wrap_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_less_back_fail_decc_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_never_back_fail_zero_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_never_back_fail_zero_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_not_equal_back_fail_decc_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_less_back_fail_keep_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_always_back_fail_decc_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_greater_back_fail_decw_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_less_back_fail_decc_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_greater_back_fail_inv_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_always_back_fail_zero_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_not_equal_back_fail_wrap_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_not_equal_back_fail_repl_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_less_or_equal_back_fail_inv_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_greater_back_fail_keep_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_equal_back_fail_decw_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_less_or_equal_back_fail_inv_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_always_back_fail_zero_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_always_back_fail_repl_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_never_back_fail_keep_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_less_back_fail_zero_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_equal_back_fail_keep_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_less_back_fail_wrap_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_less_back_fail_zero_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_always_back_fail_decw_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_less_or_equal_back_fail_inv_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_greater_back_fail_keep_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_equal_back_fail_zero_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decc_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_not_equal_back_fail_repl_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_not_equal_back_fail_decc_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_not_equal_back_fail_zero_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_not_equal_back_fail_keep_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_not_equal_back_fail_decc_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_never_back_fail_decw_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_equal_back_fail_zero_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_not_equal_back_fail_decw_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_less_back_fail_decc_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_never_back_fail_decw_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_greater_back_fail_wrap_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_never_back_fail_decc_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_greater_back_fail_decc_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_not_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_less_or_equal_back_fail_zero_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_not_equal_back_fail_decc_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_always_back_fail_keep_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_not_equal_back_fail_incc_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_less_back_fail_repl_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_less_back_fail_repl_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_greater_back_fail_wrap_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_equal_back_fail_incc_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_equal_back_fail_inv_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_less_back_fail_keep_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_equal_back_fail_inv_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_never_back_fail_inv_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_not_equal_back_fail_incc_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_greater_back_fail_keep_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_never_back_fail_inv_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_greater_back_fail_keep_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_less_or_equal_back_fail_repl_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_never_back_fail_zero_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_not_equal_back_fail_incc_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_equal_back_fail_zero_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_never_back_fail_zero_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_not_equal_back_fail_inv_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_never_back_fail_inv_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_equal_back_fail_incc_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_never_back_fail_incc_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_never_back_fail_keep_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_not_equal_back_fail_incc_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_less_back_fail_decc_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_not_equal_back_fail_incc_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_equal_back_fail_incc_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_always_back_fail_wrap_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_never_back_fail_wrap_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_less_back_fail_zero_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_not_equal_back_fail_repl_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_never_back_fail_repl_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_not_equal_back_fail_decc_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_less_back_fail_repl_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_less_back_fail_keep_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_equal_back_fail_inv_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_greater_back_fail_decc_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_never_back_fail_wrap_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_less_back_fail_decc_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_equal_back_fail_keep_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_equal_back_fail_decw_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_equal_back_fail_repl_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_less_or_equal_back_fail_decw_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_greater_back_fail_inv_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_always_back_fail_repl_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_never_back_fail_decw_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_less_back_fail_repl_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_equal_back_fail_zero_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_not_equal_back_fail_wrap_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_always_back_fail_decc_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_not_equal_back_fail_wrap_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_always_back_fail_incc_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_less_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_never_back_fail_decc_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_never_back_fail_incc_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_less_or_equal_back_fail_inv_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_never_back_fail_decc_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_never_back_fail_inv_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_greater_back_fail_decc_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_always_back_fail_wrap_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_less_or_equal_back_fail_decc_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_equal_back_fail_wrap_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_equal_back_fail_decw_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_less_back_fail_zero_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_always_back_fail_incc_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_always_back_fail_incc_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_less_back_fail_inv_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_never_back_fail_repl_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_never_back_fail_repl_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_never_back_fail_inv_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_less_back_fail_decc_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_never_back_fail_keep_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_equal_back_fail_repl_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_always_back_fail_incc_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_greater_back_fail_keep_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_not_equal_back_fail_incc_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_never_back_fail_wrap_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_less_back_fail_keep_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_less_or_equal_back_fail_inv_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_not_equal_back_fail_wrap_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_equal_back_fail_zero_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_not_equal_back_fail_repl_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_never_back_fail_zero_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_never_back_fail_decw_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_never_back_fail_decw_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_equal_back_fail_wrap_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_equal_back_fail_decc_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_always_back_fail_zero_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_not_equal_back_fail_decw_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_equal_back_fail_decc_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_less_back_fail_wrap_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_never_back_fail_inv_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_less_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_not_equal_back_fail_repl_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_always_back_fail_decw_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_equal_back_fail_zero_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_less_back_fail_inv_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_not_equal_back_fail_incc_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_not_equal_back_fail_wrap_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_equal_back_fail_incc_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_always_back_fail_incc_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_always_back_fail_repl_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_equal_back_fail_decw_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_greater_back_fail_decw_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_always_back_fail_zero_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_not_equal_back_fail_repl_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_equal_back_fail_inv_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_never_back_fail_repl_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_less_back_fail_inv_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_equal_back_fail_decc_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_less_back_fail_inv_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_greater_back_fail_repl_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_less_back_fail_inv_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_equal_back_fail_decw_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_never_back_fail_incc_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_greater_back_fail_decc_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_less_back_fail_zero_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_always_back_fail_zero_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_always_back_fail_decw_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_less_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_greater_back_fail_incc_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_less_back_fail_inv_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_always_back_fail_keep_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_less_back_fail_wrap_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_always_back_fail_zero_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_greater_back_fail_repl_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_always_back_fail_keep_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_never_back_fail_inv_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_less_back_fail_inv_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_greater_back_fail_inv_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_not_equal_back_fail_inv_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_always_back_fail_decc_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_never_back_fail_incc_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_not_equal_back_fail_incc_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_less_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_always_back_fail_decc_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_never_back_fail_repl_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_always_back_fail_decc_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_greater_back_fail_inv_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_less_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_equal_back_fail_decw_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_greater_back_fail_decc_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_greater_back_fail_inv_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_not_equal_back_fail_decw_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_equal_back_fail_wrap_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_never_back_fail_decc_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_less_back_fail_zero_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_not_equal_back_fail_repl_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_greater_back_fail_wrap_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_equal_back_fail_decw_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_less_back_fail_inv_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_not_equal_back_fail_incc_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_greater_back_fail_repl_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_always_back_fail_repl_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_greater_back_fail_repl_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_always_back_fail_wrap_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_greater_back_fail_zero_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_not_equal_back_fail_keep_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_never_back_fail_wrap_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_equal_back_fail_wrap_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_always_back_fail_zero_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_always_back_fail_decc_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_equal_back_fail_repl_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_equal_back_fail_repl_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_never_back_fail_keep_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_greater_back_fail_wrap_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_less_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_never_back_fail_incc_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_greater_back_fail_decc_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_equal_back_fail_zero_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_less_back_fail_wrap_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_never_back_fail_incc_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_never_back_fail_inv_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_never_back_fail_inv_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_greater_back_fail_repl_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_greater_back_fail_wrap_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_always_back_fail_decw_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_never_back_fail_keep_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_not_equal_back_fail_wrap_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_less_back_fail_incc_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_always_back_fail_repl_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_equal_back_fail_wrap_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_always_back_fail_decw_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_equal_back_fail_incc_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_less_back_fail_decw_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_equal_back_fail_repl_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_always_back_fail_wrap_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_never_back_fail_decw_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_greater_back_fail_wrap_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_not_equal_back_fail_inv_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_greater_back_fail_decc_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_not_equal_back_fail_decw_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_equal_back_fail_zero_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_never_back_fail_keep_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_less_back_fail_incc_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_always_back_fail_keep_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_less_back_fail_decw_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_incc_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_equal_back_fail_repl_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_equal_back_fail_decc_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_less_back_fail_incc_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_less_back_fail_wrap_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_not_equal_back_fail_zero_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_always_back_fail_wrap_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_not_equal_back_fail_decc_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_less_or_equal_back_fail_inv_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_always_back_fail_wrap_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_greater_back_fail_decc_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_greater_back_fail_repl_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_never_back_fail_wrap_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_always_back_fail_decw_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_equal_back_fail_decw_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_greater_back_fail_decc_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_not_equal_back_fail_repl_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_less_back_fail_keep_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_not_equal_back_fail_decc_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_not_equal_back_fail_decc_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_not_equal_back_fail_repl_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_never_back_fail_decc_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_always_back_fail_decw_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_less_back_fail_keep_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_always_back_fail_repl_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_less_back_fail_decw_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_equal_back_fail_decc_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_less_back_fail_inv_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_greater_back_fail_zero_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_greater_back_fail_wrap_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_always_back_fail_decc_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_never_back_fail_wrap_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_never_back_fail_incc_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_not_equal_back_fail_keep_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_never_back_fail_keep_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_greater_back_fail_inv_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_greater_back_fail_decw_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_equal_back_fail_incc_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_always_back_fail_decc_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_never_back_fail_incc_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_greater_back_fail_incc_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_never_back_fail_wrap_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_equal_back_fail_wrap_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_greater_back_fail_decc_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_not_equal_back_fail_zero_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_always_back_fail_inv_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_greater_back_fail_zero_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_not_equal_back_fail_repl_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_less_back_fail_wrap_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_less_back_fail_repl_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_not_equal_back_fail_inv_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_always_back_fail_repl_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_equal_back_fail_decw_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_less_or_equal_back_fail_inv_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_never_back_fail_zero_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_always_back_fail_keep_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_equal_back_fail_keep_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_not_equal_back_fail_inv_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_always_back_fail_decc_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_always_back_fail_decc_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_equal_back_fail_decc_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_equal_back_fail_repl_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_less_or_equal_back_fail_keep_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_greater_back_fail_inv_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_equal_back_fail_decw_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_never_back_fail_inv_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_never_back_fail_zero_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_equal_back_fail_inv_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_always_back_fail_keep_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_less_or_equal_back_fail_repl_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_equal_back_fail_repl_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_less_back_fail_incc_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_never_back_fail_inv_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_not_equal_back_fail_repl_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_greater_back_fail_inv_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_never_back_fail_inv_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_always_back_fail_decc_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_less_or_equal_back_fail_zero_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_greater_back_fail_decc_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_equal_back_fail_inv_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_never_back_fail_inv_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_always_back_fail_inv_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_always_back_fail_incc_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_equal_back_fail_repl_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_never_back_fail_decc_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_not_equal_back_fail_wrap_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_never_back_fail_decc_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_always_back_fail_inv_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_never_back_fail_keep_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_not_equal_back_fail_zero_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_less_or_equal_back_fail_inv_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_greater_back_fail_keep_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_less_back_fail_wrap_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_always_back_fail_decc_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_always_back_fail_incc_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_not_equal_back_fail_incc_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_less_back_fail_inv_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_equal_back_fail_inv_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_equal_back_fail_keep_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_greater_back_fail_decw_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_never_back_fail_repl_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_equal_back_fail_inv_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_greater_back_fail_decc_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_equal_back_fail_decw_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_less_back_fail_incc_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_never_back_fail_incc_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_not_equal_back_fail_repl_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_not_equal_back_fail_decc_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_not_equal_back_fail_incc_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_always_back_fail_decw_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_greater_back_fail_decc_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_never_back_fail_decw_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_not_equal_back_fail_decw_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_greater_back_fail_inv_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_not_equal_back_fail_wrap_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_equal_back_fail_inv_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_never_back_fail_inv_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_not_equal_back_fail_decw_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_greater_back_fail_repl_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_not_equal_back_fail_wrap_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_never_back_fail_repl_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_less_back_fail_inv_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_never_back_fail_keep_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_less_back_fail_decw_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_always_back_fail_repl_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_never_back_fail_inv_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_less_back_fail_decc_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_greater_back_fail_zero_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_equal_back_fail_incc_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_always_back_fail_incc_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_equal_back_fail_decw_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decw_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_equal_back_fail_decc_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_equal_back_fail_wrap_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_equal_back_fail_zero_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_greater_back_fail_decw_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_not_equal_back_fail_decc_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_greater_back_fail_inv_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_always_back_fail_decw_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_not_equal_back_fail_zero_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_equal_back_fail_decc_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_never_back_fail_repl_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_not_equal_back_fail_wrap_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_never_back_fail_decw_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_less_back_fail_inv_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_always_back_fail_decw_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_not_equal_back_fail_incc_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_greater_back_fail_repl_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_always_back_fail_keep_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_always_back_fail_keep_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_less_back_fail_wrap_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_greater_back_fail_zero_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_not_equal_back_fail_zero_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_never_back_fail_decc_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_equal_back_fail_keep_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_not_equal_back_fail_keep_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_greater_back_fail_decw_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_always_back_fail_decc_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_always_back_fail_keep_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_never_back_fail_inv_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_less_back_fail_zero_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_less_or_equal_back_fail_inv_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_less_back_fail_zero_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_equal_back_fail_inv_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_not_equal_back_fail_decw_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_less_back_fail_decc_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_less_back_fail_wrap_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_equal_back_fail_incc_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_greater_back_fail_wrap_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_always_back_fail_incc_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_less_back_fail_repl_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_never_back_fail_zero_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_not_equal_back_fail_wrap_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_less_back_fail_zero_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_equal_back_fail_keep_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_equal_back_fail_decw_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_never_back_fail_incc_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_less_back_fail_decc_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_equal_back_fail_repl_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_never_back_fail_keep_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_less_back_fail_decc_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_not_equal_back_fail_inv_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_never_back_fail_decc_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_never_back_fail_incc_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_never_back_fail_inv_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_less_back_fail_incc_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_less_back_fail_incc_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_less_back_fail_repl_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_less_back_fail_decc_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_less_back_fail_keep_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_not_equal_back_fail_repl_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_not_equal_back_fail_keep_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_never_back_fail_wrap_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_greater_back_fail_keep_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_not_equal_back_fail_zero_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_not_equal_back_fail_decc_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_always_back_fail_decw_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_never_back_fail_zero_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_less_back_fail_repl_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_less_back_fail_repl_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_equal_back_fail_wrap_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_less_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_never_back_fail_repl_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_always_back_fail_keep_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_not_equal_back_fail_wrap_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_greater_back_fail_inv_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_equal_back_fail_keep_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_greater_back_fail_inv_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_never_back_fail_repl_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_not_equal_back_fail_zero_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_greater_back_fail_decc_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_not_equal_back_fail_inv_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_not_equal_back_fail_decw_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_greater_back_fail_incc_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_equal_back_fail_repl_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_greater_back_fail_wrap_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_less_back_fail_zero_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_less_back_fail_repl_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_not_equal_back_fail_inv_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_always_back_fail_decw_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_equal_back_fail_wrap_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_less_back_fail_zero_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_not_equal_back_fail_keep_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_less_back_fail_zero_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_always_back_fail_zero_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_never_back_fail_keep_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_not_equal_back_fail_zero_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_always_back_fail_incc_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_always_back_fail_wrap_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_greater_back_fail_wrap_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_never_back_fail_keep_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_greater_back_fail_inv_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_not_equal_back_fail_zero_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_equal_back_fail_inv_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_less_back_fail_repl_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_always_back_fail_wrap_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_never_back_fail_repl_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_not_equal_back_fail_wrap_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_not_equal_back_fail_incc_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_less_back_fail_repl_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_not_equal_back_fail_wrap_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_greater_back_fail_inv_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_not_equal_back_fail_incc_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_greater_back_fail_decw_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decc_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_always_back_fail_decw_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_less_back_fail_keep_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_less_back_fail_keep_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_not_equal_back_fail_incc_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_not_equal_back_fail_decc_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_never_back_fail_incc_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_greater_back_fail_decw_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_not_equal_back_fail_wrap_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_equal_back_fail_zero_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_greater_back_fail_wrap_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_always_back_fail_incc_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_less_back_fail_keep_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_less_or_equal_back_fail_decc_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_always_back_fail_decw_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_not_equal_back_fail_wrap_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_less_back_fail_incc_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_always_back_fail_incc_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_never_back_fail_wrap_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_equal_back_fail_inv_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_equal_back_fail_decc_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_less_back_fail_repl_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_never_back_fail_inv_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_less_back_fail_keep_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_not_equal_back_fail_incc_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_greater_back_fail_decw_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_not_equal_back_fail_inv_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_never_back_fail_decw_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_never_back_fail_inv_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_less_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_less_back_fail_incc_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_greater_back_fail_repl_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_greater_back_fail_decc_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_not_equal_back_fail_decw_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_never_back_fail_keep_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_not_equal_back_fail_decc_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_equal_back_fail_incc_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_never_back_fail_zero_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_less_back_fail_incc_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_less_back_fail_zero_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_less_back_fail_wrap_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_less_or_equal_back_fail_repl_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_less_or_equal_back_fail_zero_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_never_back_fail_inv_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_never_back_fail_repl_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_equal_back_fail_inv_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_always_back_fail_wrap_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_never_back_fail_keep_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_not_equal_back_fail_decc_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_less_back_fail_keep_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_equal_back_fail_zero_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_not_equal_back_fail_inv_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_not_equal_back_fail_zero_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_less_back_fail_inv_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_never_back_fail_keep_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_not_equal_back_fail_keep_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_greater_back_fail_decc_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_greater_back_fail_zero_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_never_back_fail_repl_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_always_back_fail_incc_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_always_back_fail_keep_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_greater_back_fail_incc_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_greater_back_fail_inv_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_never_back_fail_inv_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_less_back_fail_decw_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_greater_back_fail_inv_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_equal_back_fail_repl_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_never_back_fail_wrap_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_never_back_fail_wrap_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_equal_back_fail_zero_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_never_back_fail_decw_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_never_back_fail_decc_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_not_equal_back_fail_inv_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_less_back_fail_wrap_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_less_back_fail_incc_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_always_back_fail_zero_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_less_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_always_back_fail_zero_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_always_back_fail_decc_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_not_equal_back_fail_keep_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_not_equal_back_fail_repl_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_equal_back_fail_keep_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_always_back_fail_decc_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_never_back_fail_decw_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_always_back_fail_keep_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_not_equal_back_fail_wrap_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_equal_back_fail_incc_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_not_equal_back_fail_repl_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decc_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_equal_back_fail_zero_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_greater_back_fail_incc_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_less_back_fail_keep_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_never_back_fail_decc_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_equal_back_fail_repl_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_not_equal_back_fail_decw_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_equal_back_fail_inv_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_less_back_fail_decw_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_greater_back_fail_inv_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_always_back_fail_decc_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_less_back_fail_keep_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_always_back_fail_decw_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_less_back_fail_inv_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_never_back_fail_keep_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_never_back_fail_repl_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_greater_back_fail_zero_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_not_equal_back_fail_zero_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_greater_back_fail_decc_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_less_back_fail_wrap_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_equal_back_fail_repl_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_always_back_fail_zero_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_always_back_fail_wrap_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_always_back_fail_repl_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_always_back_fail_wrap_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_less_back_fail_repl_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_greater_back_fail_zero_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_never_back_fail_decw_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_never_back_fail_wrap_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_less_back_fail_decw_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_not_equal_back_fail_zero_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_equal_back_fail_zero_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_less_back_fail_zero_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_never_back_fail_keep_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_not_equal_back_fail_decw_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_never_back_fail_zero_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_not_equal_back_fail_inv_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_less_back_fail_incc_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_always_back_fail_decc_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_less_or_equal_back_fail_zero_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_less_back_fail_incc_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_less_back_fail_zero_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_never_back_fail_decw_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_always_back_fail_decw_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_not_equal_back_fail_inv_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_equal_back_fail_keep_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_not_equal_back_fail_decw_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_greater_back_fail_zero_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_not_equal_back_fail_decw_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_greater_back_fail_zero_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_less_back_fail_incc_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_always_back_fail_decc_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_always_back_fail_wrap_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_not_equal_back_fail_incc_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_equal_back_fail_decw_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_not_equal_back_fail_repl_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_not_equal_back_fail_zero_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_not_equal_back_fail_repl_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_always_back_fail_repl_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_equal_back_fail_repl_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_always_back_fail_repl_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_never_back_fail_zero_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_greater_back_fail_decc_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_always_back_fail_inv_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_always_back_fail_wrap_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_never_back_fail_decc_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_greater_back_fail_incc_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_equal_back_fail_decw_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_not_equal_back_fail_wrap_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_always_back_fail_keep_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_always_back_fail_zero_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_greater_back_fail_decw_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_always_back_fail_repl_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_equal_back_fail_repl_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_always_back_fail_wrap_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_equal_back_fail_decw_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_equal_back_fail_decc_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_greater_back_fail_zero_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_always_back_fail_incc_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_less_back_fail_zero_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_greater_back_fail_keep_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decc_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_less_back_fail_incc_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_never_back_fail_zero_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_never_back_fail_decw_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_greater_back_fail_inv_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_not_equal_back_fail_keep_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_not_equal_back_fail_zero_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_always_back_fail_decw_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_greater_back_fail_decc_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_never_back_fail_keep_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_never_back_fail_keep_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_equal_back_fail_keep_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_greater_back_fail_zero_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_less_back_fail_incc_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_always_back_fail_zero_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_less_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_not_equal_back_fail_keep_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_greater_back_fail_decw_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_equal_back_fail_zero_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_less_back_fail_incc_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_greater_back_fail_inv_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_equal_back_fail_wrap_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_less_back_fail_zero_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_less_back_fail_incc_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_equal_back_fail_keep_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_greater_back_fail_zero_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_less_back_fail_incc_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_equal_back_fail_zero_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_always_back_fail_wrap_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_greater_back_fail_inv_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_less_back_fail_inv_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_less_back_fail_decc_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_less_back_fail_inv_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_less_back_fail_incc_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_equal_back_fail_zero_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_always_back_fail_inv_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_never_back_fail_inv_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_always_back_fail_decw_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decc_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_always_back_fail_zero_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_never_back_fail_decc_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_not_equal_back_fail_inv_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_greater_back_fail_inv_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_equal_back_fail_zero_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_not_equal_back_fail_decw_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_less_back_fail_incc_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_always_back_fail_zero_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_always_back_fail_zero_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_less_back_fail_wrap_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_never_back_fail_zero_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_equal_back_fail_inv_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_never_back_fail_keep_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_less_back_fail_wrap_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_always_back_fail_decc_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_greater_back_fail_decw_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_greater_back_fail_wrap_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_never_back_fail_decc_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_greater_back_fail_zero_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_greater_back_fail_decw_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_equal_back_fail_inv_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_never_back_fail_repl_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_always_back_fail_inv_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_never_back_fail_incc_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_not_equal_back_fail_wrap_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_greater_back_fail_wrap_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_never_back_fail_wrap_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_not_equal_back_fail_incc_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_greater_back_fail_repl_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_less_back_fail_keep_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_less_back_fail_repl_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_not_equal_back_fail_decw_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_not_equal_back_fail_inv_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_never_back_fail_inv_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_less_back_fail_incc_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_greater_back_fail_wrap_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_equal_back_fail_decw_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_never_back_fail_incc_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_not_equal_back_fail_wrap_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_always_back_fail_decw_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_always_back_fail_incc_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_less_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_greater_back_fail_zero_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_less_back_fail_zero_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_equal_back_fail_decc_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_less_back_fail_keep_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_greater_back_fail_decc_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_greater_back_fail_decc_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_never_back_fail_repl_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_less_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_greater_back_fail_incc_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_less_back_fail_zero_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_always_back_fail_keep_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_never_back_fail_decw_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_not_equal_back_fail_decw_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_always_back_fail_zero_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_equal_back_fail_wrap_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_equal_back_fail_repl_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_less_back_fail_decw_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_always_back_fail_decw_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_less_back_fail_keep_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_always_back_fail_decw_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_less_back_fail_repl_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_always_back_fail_zero_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_not_equal_back_fail_zero_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_never_back_fail_keep_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_less_back_fail_decc_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_always_back_fail_zero_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_always_back_fail_zero_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_not_equal_back_fail_inv_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_not_equal_back_fail_zero_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_always_back_fail_zero_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_never_back_fail_zero_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_not_equal_back_fail_incc_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_not_equal_back_fail_incc_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_never_back_fail_repl_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_less_back_fail_keep_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_never_back_fail_inv_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_equal_back_fail_repl_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_never_back_fail_repl_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_equal_back_fail_decc_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_always_back_fail_decc_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_equal_back_fail_decw_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_not_equal_back_fail_zero_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_less_back_fail_keep_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_not_equal_back_fail_incc_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_greater_back_fail_decc_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_greater_back_fail_decc_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_always_back_fail_decw_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_less_back_fail_incc_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_equal_back_fail_decw_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_never_back_fail_incc_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_not_equal_back_fail_wrap_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_less_or_equal_back_fail_inv_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_less_back_fail_decc_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_equal_back_fail_zero_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_greater_back_fail_keep_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_greater_back_fail_inv_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_equal_back_fail_repl_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_equal_back_fail_repl_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_less_back_fail_incc_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_always_back_fail_repl_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_not_equal_back_fail_zero_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_equal_back_fail_decw_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_greater_back_fail_keep_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_never_back_fail_repl_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_greater_back_fail_wrap_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_equal_back_fail_zero_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_less_or_equal_back_fail_inv_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_greater_back_fail_incc_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_greater_back_fail_zero_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_greater_back_fail_keep_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_not_equal_back_fail_incc_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_greater_back_fail_zero_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_equal_back_fail_zero_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_greater_back_fail_decw_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_always_back_fail_inv_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_always_back_fail_inv_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_always_back_fail_wrap_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_greater_back_fail_incc_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_greater_back_fail_zero_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_greater_back_fail_wrap_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_never_back_fail_decc_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_always_back_fail_incc_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_less_back_fail_keep_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_less_back_fail_wrap_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_equal_back_fail_keep_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_less_back_fail_wrap_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_less_back_fail_zero_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_not_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_greater_back_fail_decw_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_always_back_fail_incc_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_not_equal_back_fail_incc_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_greater_back_fail_zero_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_always_back_fail_decw_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_less_back_fail_incc_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_less_back_fail_incc_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_greater_back_fail_decw_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_less_back_fail_inv_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_always_back_fail_inv_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_never_back_fail_wrap_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_equal_back_fail_repl_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_never_back_fail_repl_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_equal_back_fail_repl_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_always_back_fail_decw_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_less_back_fail_repl_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_equal_back_fail_decw_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_never_back_fail_keep_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_not_equal_back_fail_decw_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_not_equal_back_fail_repl_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_less_back_fail_inv_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_equal_back_fail_incc_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_never_back_fail_wrap_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_never_back_fail_decw_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_less_back_fail_repl_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_equal_back_fail_zero_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_equal_back_fail_incc_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_equal_back_fail_inv_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_never_back_fail_decc_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_less_back_fail_repl_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_less_back_fail_incc_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_greater_back_fail_zero_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_less_back_fail_repl_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_less_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_greater_back_fail_decc_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_not_equal_back_fail_zero_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_less_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_equal_back_fail_wrap_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_always_back_fail_decw_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_greater_back_fail_decw_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_less_back_fail_incc_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_always_back_fail_repl_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_not_equal_back_fail_decw_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_not_equal_back_fail_zero_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_equal_back_fail_inv_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_equal_back_fail_decc_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_not_equal_back_fail_repl_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_greater_back_fail_inv_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_always_back_fail_decw_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_never_back_fail_inv_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_always_back_fail_inv_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_always_back_fail_decw_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_never_back_fail_decc_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_less_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_never_back_fail_keep_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_greater_back_fail_inv_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_never_back_fail_inv_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_equal_back_fail_repl_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_equal_back_fail_wrap_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_equal_back_fail_incc_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_never_back_fail_decc_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_always_back_fail_zero_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_never_back_fail_incc_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_equal_back_fail_inv_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_never_back_fail_repl_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_never_back_fail_repl_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_never_back_fail_decw_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_greater_back_fail_zero_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_less_back_fail_incc_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_less_back_fail_repl_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_always_back_fail_inv_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_equal_back_fail_decw_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_not_equal_back_fail_decw_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_greater_back_fail_incc_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_always_back_fail_decc_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_equal_back_fail_zero_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_greater_back_fail_inv_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_not_equal_back_fail_inv_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_always_back_fail_decc_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_always_back_fail_zero_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_equal_back_fail_zero_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_always_back_fail_inv_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_never_back_fail_decc_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_less_or_equal_back_fail_zero_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_always_back_fail_decc_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_greater_back_fail_wrap_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_always_back_fail_keep_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_not_equal_back_fail_zero_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_less_back_fail_decc_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_not_equal_back_fail_wrap_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_never_back_fail_decw_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_less_back_fail_inv_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_not_equal_back_fail_repl_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_greater_back_fail_wrap_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_always_back_fail_decw_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_greater_back_fail_incc_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_less_back_fail_wrap_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_always_back_fail_inv_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_less_back_fail_keep_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_less_back_fail_decw_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_less_back_fail_repl_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_not_equal_back_fail_keep_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_never_back_fail_decc_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_not_equal_back_fail_repl_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_never_back_fail_zero_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_less_back_fail_incc_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_not_equal_back_fail_keep_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_never_back_fail_wrap_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_greater_back_fail_keep_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_equal_back_fail_keep_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_less_back_fail_decc_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_less_or_equal_back_fail_zero_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_never_back_fail_decw_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_less_or_equal_back_fail_zero_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_greater_back_fail_repl_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_less_back_fail_decc_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_always_back_fail_zero_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_not_equal_back_fail_repl_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_less_back_fail_wrap_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_never_back_fail_wrap_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_not_equal_back_fail_inv_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_less_back_fail_inv_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_always_back_fail_keep_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_always_back_fail_incc_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_less_back_fail_keep_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_less_back_fail_keep_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_equal_back_fail_wrap_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_always_back_fail_repl_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_equal_back_fail_inv_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_always_back_fail_decc_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_not_equal_back_fail_incc_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_less_back_fail_wrap_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_greater_back_fail_keep_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_never_back_fail_keep_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_equal_back_fail_repl_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_not_equal_back_fail_decc_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_equal_back_fail_zero_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_greater_back_fail_wrap_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_greater_back_fail_decw_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_always_back_fail_decw_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_never_back_fail_repl_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_greater_back_fail_incc_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_equal_back_fail_wrap_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_greater_back_fail_incc_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_always_back_fail_incc_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_not_equal_back_fail_inv_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_not_equal_back_fail_decc_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_never_back_fail_decw_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_always_back_fail_keep_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_equal_back_fail_zero_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_not_equal_back_fail_incc_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_always_back_fail_inv_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_greater_back_fail_wrap_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_always_back_fail_decw_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_always_back_fail_repl_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_equal_back_fail_keep_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_greater_back_fail_incc_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_not_equal_back_fail_inv_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_less_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_equal_back_fail_keep_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_equal_back_fail_decw_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_always_back_fail_decw_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_never_back_fail_keep_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_equal_back_fail_keep_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_always_back_fail_decc_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_less_back_fail_keep_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_less_back_fail_decw_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_never_back_fail_zero_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_equal_back_fail_wrap_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_not_equal_back_fail_zero_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_equal_back_fail_repl_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_always_back_fail_zero_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_less_back_fail_decc_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_greater_back_fail_repl_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_never_back_fail_decw_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_equal_back_fail_decc_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_equal_back_fail_incc_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_not_equal_back_fail_incc_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_greater_back_fail_zero_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_greater_back_fail_decc_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_always_back_fail_decc_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decc_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_always_back_fail_inv_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_greater_back_fail_inv_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_always_back_fail_keep_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_not_equal_back_fail_zero_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_less_back_fail_wrap_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_equal_back_fail_zero_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_less_back_fail_decw_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_never_back_fail_wrap_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_equal_back_fail_zero_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_never_back_fail_incc_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_never_back_fail_repl_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_always_back_fail_incc_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_greater_back_fail_decc_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_greater_back_fail_decw_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_less_back_fail_zero_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_less_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_not_equal_back_fail_incc_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_less_back_fail_inv_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_always_back_fail_decc_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_less_back_fail_repl_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_not_equal_back_fail_keep_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_not_equal_back_fail_keep_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_less_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_never_back_fail_decw_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_always_back_fail_repl_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_not_equal_back_fail_decc_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_equal_back_fail_decc_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_greater_back_fail_decw_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_never_back_fail_decc_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_greater_back_fail_repl_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_never_back_fail_inv_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_greater_back_fail_zero_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_not_equal_back_fail_inv_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_less_back_fail_wrap_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_greater_back_fail_incc_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_not_equal_back_fail_decw_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_not_equal_back_fail_repl_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_less_or_equal_back_fail_repl_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_equal_back_fail_keep_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_less_back_fail_decc_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_always_back_fail_wrap_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_never_back_fail_decc_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_always_back_fail_wrap_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_equal_back_fail_decc_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_less_back_fail_incc_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_greater_back_fail_zero_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_always_back_fail_zero_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_never_back_fail_repl_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_never_back_fail_repl_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_greater_back_fail_decc_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_equal_back_fail_zero_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_not_equal_back_fail_inv_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_not_equal_back_fail_incc_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_never_back_fail_zero_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_always_back_fail_inv_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_greater_back_fail_wrap_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_less_back_fail_zero_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_always_back_fail_repl_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_never_back_fail_repl_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_less_or_equal_back_fail_zero_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_greater_back_fail_inv_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_greater_back_fail_wrap_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_less_back_fail_repl_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_less_back_fail_repl_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_less_back_fail_wrap_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_not_equal_back_fail_zero_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_greater_back_fail_repl_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_less_back_fail_decw_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_greater_back_fail_incc_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_less_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_less_back_fail_zero_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_less_back_fail_decw_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_greater_back_fail_repl_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_equal_back_fail_decw_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_never_back_fail_repl_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_not_equal_back_fail_incc_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_not_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_greater_back_fail_incc_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_never_back_fail_wrap_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_never_back_fail_zero_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_always_back_fail_decc_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_not_equal_back_fail_keep_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_less_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_greater_back_fail_repl_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_always_back_fail_decc_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_never_back_fail_zero_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_never_back_fail_wrap_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_less_back_fail_inv_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_less_or_equal_back_fail_repl_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_not_equal_back_fail_incc_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_less_back_fail_keep_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_not_equal_back_fail_inv_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_never_back_fail_inv_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_never_back_fail_incc_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_never_back_fail_zero_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_not_equal_back_fail_repl_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_greater_back_fail_inv_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_less_back_fail_zero_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_less_back_fail_decw_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_always_back_fail_decc_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_always_back_fail_inv_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_not_equal_back_fail_keep_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_less_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_never_back_fail_keep_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_greater_back_fail_zero_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_not_equal_back_fail_keep_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_never_back_fail_decw_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_always_back_fail_zero_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_never_back_fail_inv_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_not_equal_back_fail_decc_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_less_back_fail_wrap_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_equal_back_fail_decw_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_not_equal_back_fail_keep_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_never_back_fail_repl_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_always_back_fail_decw_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_never_back_fail_zero_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_not_equal_back_fail_inv_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_not_equal_back_fail_inv_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_always_back_fail_keep_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_greater_back_fail_decc_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_greater_back_fail_incc_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_not_equal_back_fail_keep_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_never_back_fail_decc_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_never_back_fail_incc_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_never_back_fail_decw_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_less_back_fail_wrap_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_never_back_fail_keep_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_equal_back_fail_repl_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_less_back_fail_wrap_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_greater_back_fail_repl_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_always_back_fail_repl_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_never_back_fail_repl_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_never_back_fail_decc_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_not_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_greater_back_fail_keep_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_less_back_fail_inv_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_less_back_fail_wrap_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_never_back_fail_zero_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_less_back_fail_decw_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_not_equal_back_fail_wrap_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_greater_back_fail_decw_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_not_equal_back_fail_zero_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_equal_back_fail_decc_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_never_back_fail_zero_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_never_back_fail_incc_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_equal_back_fail_incc_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_equal_back_fail_wrap_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_not_equal_back_fail_repl_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_equal_back_fail_decc_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_less_back_fail_incc_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_never_back_fail_zero_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_equal_back_fail_repl_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_equal_back_fail_repl_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_less_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_never_back_fail_keep_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_less_back_fail_zero_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_less_back_fail_inv_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_less_back_fail_decw_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_always_back_fail_wrap_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_always_back_fail_keep_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_always_back_fail_wrap_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_greater_back_fail_decw_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_not_equal_back_fail_inv_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_equal_back_fail_decw_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_not_equal_back_fail_incc_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_less_back_fail_decw_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_less_back_fail_keep_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_never_back_fail_decw_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_not_equal_back_fail_repl_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_always_back_fail_zero_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_less_or_equal_back_fail_decw_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_always_back_fail_wrap_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_less_back_fail_decw_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_always_back_fail_wrap_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_not_equal_back_fail_incc_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_always_back_fail_decw_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decc_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_not_equal_back_fail_decw_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_less_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_never_back_fail_repl_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_equal_back_fail_decw_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_greater_back_fail_repl_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_never_back_fail_keep_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_never_back_fail_zero_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_not_equal_back_fail_incc_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_never_back_fail_zero_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_never_back_fail_decc_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_less_back_fail_zero_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_less_back_fail_decw_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_less_back_fail_zero_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_not_equal_back_fail_inv_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_greater_back_fail_wrap_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_always_back_fail_decc_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_not_equal_back_fail_zero_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_not_equal_back_fail_keep_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_less_back_fail_decw_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_less_back_fail_incc_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_never_back_fail_wrap_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_keep_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_greater_back_fail_incc_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_less_back_fail_keep_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_less_back_fail_decc_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_equal_back_fail_incc_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_never_back_fail_decw_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_always_back_fail_decc_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_always_back_fail_repl_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_not_equal_back_fail_keep_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_never_back_fail_wrap_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_always_back_fail_decc_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_never_back_fail_keep_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_not_equal_back_fail_inv_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_less_back_fail_keep_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_not_equal_back_fail_inv_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_not_equal_back_fail_repl_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_equal_back_fail_decw_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_not_equal_back_fail_wrap_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_equal_back_fail_wrap_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_not_equal_back_fail_inv_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_less_back_fail_keep_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_greater_back_fail_inv_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_less_back_fail_zero_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_less_back_fail_decc_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_greater_back_fail_decc_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_not_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_always_back_fail_decc_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_always_back_fail_decw_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_always_back_fail_decc_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_less_back_fail_keep_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_greater_back_fail_inv_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_not_equal_back_fail_incc_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_always_back_fail_incc_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_not_equal_back_fail_zero_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_not_equal_back_fail_wrap_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_never_back_fail_inv_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_equal_back_fail_repl_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_less_back_fail_decc_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_never_back_fail_decc_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_not_equal_back_fail_zero_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_always_back_fail_keep_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_not_equal_back_fail_zero_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_less_back_fail_repl_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decw_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_always_back_fail_repl_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_less_back_fail_incc_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_equal_back_fail_inv_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_less_back_fail_keep_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_never_back_fail_repl_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_always_back_fail_decw_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_greater_back_fail_inv_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_always_back_fail_decw_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_equal_back_fail_decc_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_less_back_fail_repl_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_equal_back_fail_decw_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_not_equal_back_fail_incc_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_equal_back_fail_decc_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_less_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_greater_back_fail_decc_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_always_back_fail_wrap_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_less_back_fail_wrap_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_greater_back_fail_repl_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_not_equal_back_fail_wrap_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_always_back_fail_decc_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_not_equal_back_fail_decw_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_less_back_fail_decw_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_greater_back_fail_keep_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_less_back_fail_decc_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_never_back_fail_wrap_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_greater_back_fail_decw_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_greater_back_fail_incc_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_not_equal_back_fail_wrap_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_greater_back_fail_incc_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_not_equal_back_fail_decw_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_greater_back_fail_wrap_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_always_back_fail_decc_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_always_back_fail_repl_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_not_equal_back_fail_decw_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_never_back_fail_wrap_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_never_back_fail_incc_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_never_back_fail_inv_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_not_equal_back_fail_wrap_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_never_back_fail_decw_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_always_back_fail_repl_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_always_back_fail_inv_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_always_back_fail_keep_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_not_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_less_back_fail_repl_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_always_back_fail_zero_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_less_back_fail_incc_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_equal_back_fail_zero_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_greater_back_fail_decw_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_always_back_fail_wrap_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_equal_back_fail_decc_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_never_back_fail_wrap_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_always_back_fail_keep_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_not_equal_back_fail_incc_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_less_back_fail_incc_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_greater_back_fail_decc_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_incc_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_equal_back_fail_inv_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_greater_back_fail_inv_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_never_back_fail_zero_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_less_back_fail_decw_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_greater_back_fail_repl_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_equal_back_fail_decw_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_greater_back_fail_wrap_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_greater_back_fail_decc_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_greater_back_fail_inv_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_not_equal_back_fail_zero_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_not_equal_back_fail_keep_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_not_equal_back_fail_decw_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_equal_back_fail_keep_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_never_back_fail_zero_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_always_back_fail_incc_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_equal_back_fail_decc_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_greater_back_fail_decw_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_less_back_fail_keep_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_less_back_fail_inv_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_always_back_fail_keep_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_less_back_fail_zero_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_less_back_fail_zero_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_less_or_equal_back_fail_incc_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_equal_back_fail_zero_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_equal_back_fail_decc_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_greater_back_fail_incc_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_not_equal_back_fail_repl_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_never_back_fail_decw_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_less_back_fail_decw_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_not_equal_back_fail_wrap_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_not_equal_back_fail_decc_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_less_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_equal_back_fail_wrap_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_less_back_fail_decw_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_less_back_fail_decc_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_always_back_fail_decw_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_greater_back_fail_zero_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_less_back_fail_incc_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_equal_back_fail_wrap_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_equal_back_fail_keep_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_not_equal_back_fail_inv_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_always_back_fail_zero_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_greater_back_fail_wrap_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_less_back_fail_incc_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_greater_back_fail_repl_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_always_back_fail_inv_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_equal_back_fail_wrap_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_equal_back_fail_zero_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decw_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_not_equal_back_fail_repl_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_always_back_fail_keep_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_equal_back_fail_keep_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_always_back_fail_inv_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_equal_back_fail_decw_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_less_or_equal_back_fail_keep_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_always_back_fail_incc_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_not_equal_back_fail_inv_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_less_back_fail_decw_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_greater_back_fail_wrap_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_less_or_equal_back_fail_repl_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_less_back_fail_decc_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_greater_back_fail_decc_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_greater_back_fail_repl_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_never_back_fail_zero_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_not_equal_back_fail_keep_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_not_equal_back_fail_repl_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_less_back_fail_wrap_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_not_equal_back_fail_wrap_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_always_back_fail_wrap_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_less_back_fail_wrap_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_always_back_fail_wrap_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_equal_back_fail_zero_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_less_back_fail_zero_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_not_equal_back_fail_inv_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_less_back_fail_inv_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_not_equal_back_fail_incc_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_equal_back_fail_decc_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_not_equal_back_fail_repl_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_not_equal_back_fail_inv_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_always_back_fail_wrap_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_equal_back_fail_inv_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_greater_back_fail_inv_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_less_back_fail_wrap_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_less_back_fail_incc_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_less_back_fail_repl_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_equal_back_fail_repl_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_not_equal_back_fail_zero_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_always_back_fail_wrap_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_not_equal_back_fail_incc_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_less_back_fail_decc_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_greater_back_fail_zero_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_greater_back_fail_decw_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_equal_back_fail_decw_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_greater_back_fail_incc_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_not_equal_back_fail_zero_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_not_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_equal_back_fail_decw_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_less_or_equal_back_fail_repl_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_equal_back_fail_decw_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_always_back_fail_wrap_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_equal_back_fail_decw_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_always_back_fail_inv_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_less_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_less_back_fail_decw_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_never_back_fail_inv_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_less_back_fail_keep_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_not_equal_back_fail_decw_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_less_back_fail_inv_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_not_equal_back_fail_repl_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_equal_back_fail_zero_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_never_back_fail_keep_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_never_back_fail_decc_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_equal_back_fail_incc_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_always_back_fail_incc_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_less_back_fail_inv_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_less_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_always_back_fail_zero_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_greater_back_fail_incc_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_less_back_fail_decc_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_not_equal_back_fail_inv_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_less_back_fail_incc_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_greater_back_fail_repl_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_equal_back_fail_repl_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_less_back_fail_inv_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_not_equal_back_fail_decc_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_never_back_fail_inv_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_always_back_fail_repl_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_never_back_fail_keep_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_never_back_fail_decw_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_greater_back_fail_zero_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_less_back_fail_decc_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_greater_back_fail_repl_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_equal_back_fail_incc_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_less_back_fail_decc_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_less_back_fail_zero_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_always_back_fail_inv_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_greater_back_fail_zero_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_less_back_fail_zero_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_equal_back_fail_decc_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_never_back_fail_decc_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_greater_back_fail_wrap_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_always_back_fail_wrap_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_not_equal_back_fail_incc_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_equal_back_fail_decw_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_equal_back_fail_repl_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_equal_back_fail_wrap_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_greater_back_fail_keep_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_never_back_fail_repl_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_equal_back_fail_inv_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_not_equal_back_fail_keep_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_greater_back_fail_inv_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_equal_back_fail_zero_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_less_or_equal_back_fail_keep_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_not_equal_back_fail_keep_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_less_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_greater_back_fail_decw_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_equal_back_fail_inv_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_less_back_fail_decc_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_less_back_fail_inv_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_greater_back_fail_zero_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_greater_back_fail_zero_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_less_back_fail_decc_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_never_back_fail_keep_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_greater_back_fail_inv_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_always_back_fail_decc_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_less_or_equal_back_fail_zero_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_equal_back_fail_incc_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_less_back_fail_keep_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_not_equal_back_fail_incc_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_greater_back_fail_repl_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_less_or_equal_back_fail_zero_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_not_equal_back_fail_keep_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_greater_back_fail_inv_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_not_equal_back_fail_wrap_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_greater_back_fail_decw_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_never_back_fail_inv_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_less_back_fail_decc_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_not_equal_back_fail_zero_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_not_equal_back_fail_zero_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_not_equal_back_fail_inv_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_always_back_fail_keep_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_equal_back_fail_wrap_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_less_back_fail_repl_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_not_equal_back_fail_decc_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_never_back_fail_decw_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_less_back_fail_zero_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_not_equal_back_fail_inv_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_equal_back_fail_incc_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_not_equal_back_fail_inv_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_less_or_equal_back_fail_incc_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_less_or_equal_back_fail_decc_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_greater_back_fail_inv_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_less_back_fail_zero_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_not_equal_back_fail_inv_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_not_equal_back_fail_inv_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_greater_back_fail_decc_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_equal_back_fail_inv_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_not_equal_back_fail_repl_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_never_back_fail_repl_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_equal_back_fail_keep_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_less_back_fail_wrap_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_always_back_fail_decw_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_never_back_fail_incc_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_not_equal_back_fail_keep_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_less_back_fail_repl_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_less_or_equal_back_fail_zero_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_never_back_fail_decw_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_always_back_fail_repl_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_greater_back_fail_inv_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_always_back_fail_decw_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_equal_back_fail_repl_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_always_back_fail_keep_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_greater_back_fail_decw_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_always_back_fail_decw_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_equal_back_fail_keep_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_never_back_fail_keep_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_greater_back_fail_keep_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_not_equal_back_fail_wrap_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_greater_back_fail_wrap_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_equal_back_fail_incc_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_less_back_fail_keep_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_not_equal_back_fail_inv_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_never_back_fail_decc_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_less_back_fail_repl_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_less_back_fail_decw_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_not_equal_back_fail_keep_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_always_back_fail_keep_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_equal_back_fail_wrap_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_always_back_fail_repl_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_equal_back_fail_decw_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_equal_back_fail_keep_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_always_back_fail_decw_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_less_back_fail_zero_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_never_back_fail_zero_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_always_back_fail_keep_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_always_back_fail_incc_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_always_back_fail_wrap_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_always_back_fail_inv_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_always_back_fail_inv_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_greater_back_fail_repl_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_less_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_greater_back_fail_keep_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_equal_back_fail_keep_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_less_back_fail_inv_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_equal_back_fail_repl_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_less_back_fail_zero_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_not_equal_back_fail_keep_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_not_equal_back_fail_inv_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_less_back_fail_keep_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_less_back_fail_zero_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_not_equal_back_fail_decw_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_always_back_fail_zero_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_always_back_fail_keep_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_less_back_fail_repl_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_less_or_equal_back_fail_zero_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_greater_back_fail_zero_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_less_back_fail_incc_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_always_back_fail_decw_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_always_back_fail_decc_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_not_equal_back_fail_keep_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_less_back_fail_wrap_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_always_back_fail_zero_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_never_back_fail_keep_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_equal_back_fail_incc_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_greater_back_fail_incc_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_never_back_fail_decc_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_equal_back_fail_inv_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_equal_back_fail_repl_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_always_back_fail_inv_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_always_back_fail_repl_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_less_back_fail_inv_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_greater_back_fail_incc_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_never_back_fail_inv_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_never_back_fail_wrap_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_always_back_fail_decc_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_equal_back_fail_decw_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_greater_back_fail_inv_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_always_back_fail_decw_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_less_back_fail_decc_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_equal_back_fail_incc_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_not_equal_back_fail_incc_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_not_equal_back_fail_repl_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_always_back_fail_decc_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_less_or_equal_back_fail_repl_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_never_back_fail_decc_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_never_back_fail_repl_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_always_back_fail_repl_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_never_back_fail_decc_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_not_equal_back_fail_wrap_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_less_back_fail_decc_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_never_back_fail_zero_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_never_back_fail_zero_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_not_equal_back_fail_decc_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_less_back_fail_keep_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_always_back_fail_decc_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_greater_back_fail_decw_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_less_back_fail_decc_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_greater_back_fail_inv_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_always_back_fail_zero_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_not_equal_back_fail_wrap_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_not_equal_back_fail_repl_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_less_or_equal_back_fail_inv_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_greater_back_fail_keep_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_equal_back_fail_decw_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_less_or_equal_back_fail_inv_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_always_back_fail_zero_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_always_back_fail_repl_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_never_back_fail_keep_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_less_back_fail_zero_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_equal_back_fail_keep_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_less_back_fail_wrap_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_less_back_fail_zero_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_always_back_fail_decw_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_less_or_equal_back_fail_inv_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_greater_back_fail_keep_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_equal_back_fail_zero_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decc_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_not_equal_back_fail_repl_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_not_equal_back_fail_decc_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_not_equal_back_fail_zero_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_not_equal_back_fail_keep_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_not_equal_back_fail_decc_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_never_back_fail_decw_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_equal_back_fail_zero_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_not_equal_back_fail_decw_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_less_back_fail_decc_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_never_back_fail_decw_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_greater_back_fail_wrap_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_never_back_fail_decc_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_greater_back_fail_decc_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_not_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_less_or_equal_back_fail_zero_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_not_equal_back_fail_decc_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_always_back_fail_keep_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_not_equal_back_fail_incc_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_less_back_fail_repl_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_less_back_fail_repl_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_greater_back_fail_wrap_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_equal_back_fail_incc_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_equal_back_fail_inv_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_less_back_fail_keep_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_equal_back_fail_inv_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_never_back_fail_inv_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_not_equal_back_fail_incc_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_greater_back_fail_keep_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_never_back_fail_inv_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_greater_back_fail_keep_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_less_or_equal_back_fail_repl_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_never_back_fail_zero_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_not_equal_back_fail_incc_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_equal_back_fail_zero_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_never_back_fail_zero_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_not_equal_back_fail_inv_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_never_back_fail_inv_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_equal_back_fail_incc_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_never_back_fail_incc_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_never_back_fail_keep_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_not_equal_back_fail_incc_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_less_back_fail_decc_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_not_equal_back_fail_incc_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_equal_back_fail_incc_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_always_back_fail_wrap_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_never_back_fail_wrap_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_less_back_fail_zero_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_not_equal_back_fail_repl_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_never_back_fail_repl_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_not_equal_back_fail_decc_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_less_back_fail_repl_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_less_back_fail_keep_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_equal_back_fail_inv_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_greater_back_fail_decc_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_never_back_fail_wrap_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_less_back_fail_decc_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_equal_back_fail_keep_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_equal_back_fail_decw_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_equal_back_fail_repl_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_less_or_equal_back_fail_decw_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_greater_back_fail_inv_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_always_back_fail_repl_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_never_back_fail_decw_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_less_back_fail_repl_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_equal_back_fail_zero_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_not_equal_back_fail_wrap_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_always_back_fail_decc_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_not_equal_back_fail_wrap_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_always_back_fail_incc_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_less_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_never_back_fail_decc_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_never_back_fail_incc_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_less_or_equal_back_fail_inv_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_never_back_fail_decc_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_never_back_fail_inv_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_greater_back_fail_decc_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_always_back_fail_wrap_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_less_or_equal_back_fail_decc_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_equal_back_fail_wrap_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_equal_back_fail_decw_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_less_back_fail_zero_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_always_back_fail_incc_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_always_back_fail_incc_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_less_back_fail_inv_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_never_back_fail_repl_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_never_back_fail_repl_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_never_back_fail_inv_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_less_back_fail_decc_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_never_back_fail_keep_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_equal_back_fail_repl_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_always_back_fail_incc_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_greater_back_fail_keep_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_not_equal_back_fail_incc_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_never_back_fail_wrap_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_less_back_fail_keep_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_less_or_equal_back_fail_inv_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_not_equal_back_fail_wrap_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_equal_back_fail_zero_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_not_equal_back_fail_repl_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_never_back_fail_zero_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_never_back_fail_decw_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_never_back_fail_decw_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_equal_back_fail_wrap_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_equal_back_fail_decc_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_always_back_fail_zero_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_not_equal_back_fail_decw_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_equal_back_fail_decc_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_less_back_fail_wrap_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_never_back_fail_inv_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_less_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_not_equal_back_fail_repl_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_always_back_fail_decw_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_equal_back_fail_zero_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_less_back_fail_inv_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_not_equal_back_fail_incc_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_not_equal_back_fail_wrap_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_equal_back_fail_incc_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_always_back_fail_incc_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_always_back_fail_repl_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_equal_back_fail_decw_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_greater_back_fail_decw_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_always_back_fail_zero_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_not_equal_back_fail_repl_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_equal_back_fail_inv_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_never_back_fail_repl_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_less_back_fail_inv_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_equal_back_fail_decc_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_less_back_fail_inv_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_greater_back_fail_repl_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_less_back_fail_inv_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_equal_back_fail_decw_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_never_back_fail_incc_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_greater_back_fail_decc_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_less_back_fail_zero_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_always_back_fail_zero_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_always_back_fail_decw_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_less_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_greater_back_fail_incc_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_less_back_fail_inv_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_always_back_fail_keep_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_less_back_fail_wrap_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_always_back_fail_zero_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_greater_back_fail_repl_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_always_back_fail_keep_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_never_back_fail_inv_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_less_back_fail_inv_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_greater_back_fail_inv_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_not_equal_back_fail_inv_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_always_back_fail_decc_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_never_back_fail_incc_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_not_equal_back_fail_incc_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_less_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_always_back_fail_decc_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_never_back_fail_repl_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_always_back_fail_decc_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_greater_back_fail_inv_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_less_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_equal_back_fail_decw_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_greater_back_fail_decc_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_greater_back_fail_inv_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_not_equal_back_fail_decw_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_equal_back_fail_wrap_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_never_back_fail_decc_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_less_back_fail_zero_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_not_equal_back_fail_repl_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_greater_back_fail_wrap_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_equal_back_fail_decw_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_less_back_fail_inv_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_not_equal_back_fail_incc_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_greater_back_fail_repl_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_always_back_fail_repl_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_greater_back_fail_repl_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_always_back_fail_wrap_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_greater_back_fail_zero_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_not_equal_back_fail_keep_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_never_back_fail_wrap_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_equal_back_fail_wrap_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_always_back_fail_zero_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_always_back_fail_decc_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_equal_back_fail_repl_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_equal_back_fail_repl_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_never_back_fail_keep_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_greater_back_fail_wrap_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_less_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_never_back_fail_incc_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_greater_back_fail_decc_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_equal_back_fail_zero_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_less_back_fail_wrap_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_never_back_fail_incc_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_never_back_fail_inv_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_never_back_fail_inv_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_greater_back_fail_repl_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_greater_back_fail_wrap_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_always_back_fail_decw_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_never_back_fail_keep_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_not_equal_back_fail_wrap_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_less_back_fail_incc_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_always_back_fail_repl_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_equal_back_fail_wrap_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_always_back_fail_decw_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_equal_back_fail_incc_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_less_back_fail_decw_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_equal_back_fail_repl_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_always_back_fail_wrap_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_never_back_fail_decw_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_greater_back_fail_wrap_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_not_equal_back_fail_inv_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_greater_back_fail_decc_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_not_equal_back_fail_decw_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_equal_back_fail_zero_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_never_back_fail_keep_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_less_back_fail_incc_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_always_back_fail_keep_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_less_back_fail_decw_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_incc_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_equal_back_fail_repl_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_equal_back_fail_decc_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_less_back_fail_incc_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_less_back_fail_wrap_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_not_equal_back_fail_zero_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_always_back_fail_wrap_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_not_equal_back_fail_decc_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_less_or_equal_back_fail_inv_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_always_back_fail_wrap_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_greater_back_fail_decc_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_greater_back_fail_repl_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_never_back_fail_wrap_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_always_back_fail_decw_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_equal_back_fail_decw_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_greater_back_fail_decc_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_not_equal_back_fail_repl_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_less_back_fail_keep_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_not_equal_back_fail_decc_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_not_equal_back_fail_decc_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_not_equal_back_fail_repl_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_never_back_fail_decc_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_always_back_fail_decw_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_less_back_fail_keep_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_always_back_fail_repl_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_less_back_fail_decw_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_equal_back_fail_decc_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_less_back_fail_inv_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_greater_back_fail_zero_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_greater_back_fail_wrap_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_always_back_fail_decc_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_never_back_fail_wrap_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_never_back_fail_incc_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_not_equal_back_fail_keep_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_never_back_fail_keep_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_greater_back_fail_inv_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_greater_back_fail_decw_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_equal_back_fail_incc_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_always_back_fail_decc_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_never_back_fail_incc_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_greater_back_fail_incc_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_never_back_fail_wrap_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_equal_back_fail_wrap_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_greater_back_fail_decc_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_not_equal_back_fail_zero_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_always_back_fail_inv_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_greater_back_fail_zero_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_not_equal_back_fail_repl_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_less_back_fail_wrap_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_less_back_fail_repl_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_not_equal_back_fail_inv_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_always_back_fail_repl_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_equal_back_fail_decw_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_less_or_equal_back_fail_inv_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_never_back_fail_zero_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_always_back_fail_keep_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_equal_back_fail_keep_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_not_equal_back_fail_inv_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_always_back_fail_decc_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_always_back_fail_decc_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_equal_back_fail_decc_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_equal_back_fail_repl_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_less_or_equal_back_fail_keep_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_greater_back_fail_inv_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_equal_back_fail_decw_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_never_back_fail_inv_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_never_back_fail_zero_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_equal_back_fail_inv_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_always_back_fail_keep_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_less_or_equal_back_fail_repl_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_equal_back_fail_repl_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_less_back_fail_incc_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_never_back_fail_inv_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_not_equal_back_fail_repl_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_greater_back_fail_inv_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_never_back_fail_inv_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_always_back_fail_decc_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_less_or_equal_back_fail_zero_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_greater_back_fail_decc_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_equal_back_fail_inv_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_never_back_fail_inv_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_always_back_fail_inv_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_always_back_fail_incc_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_equal_back_fail_repl_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_never_back_fail_decc_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_not_equal_back_fail_wrap_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_never_back_fail_decc_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_always_back_fail_inv_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_never_back_fail_keep_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_not_equal_back_fail_zero_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_less_or_equal_back_fail_inv_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_greater_back_fail_keep_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_less_back_fail_wrap_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_always_back_fail_decc_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_always_back_fail_incc_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_not_equal_back_fail_incc_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_less_back_fail_inv_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_equal_back_fail_inv_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_equal_back_fail_keep_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_greater_back_fail_decw_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_never_back_fail_repl_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_equal_back_fail_inv_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_greater_back_fail_decc_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_equal_back_fail_decw_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_less_back_fail_incc_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_never_back_fail_incc_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_not_equal_back_fail_repl_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_not_equal_back_fail_decc_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_not_equal_back_fail_incc_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_always_back_fail_decw_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_greater_back_fail_decc_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_never_back_fail_decw_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_not_equal_back_fail_decw_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_greater_back_fail_inv_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_not_equal_back_fail_wrap_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_equal_back_fail_inv_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_never_back_fail_inv_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_not_equal_back_fail_decw_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_greater_back_fail_repl_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_not_equal_back_fail_wrap_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_never_back_fail_repl_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_less_back_fail_inv_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_never_back_fail_keep_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_less_back_fail_decw_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_always_back_fail_repl_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_never_back_fail_inv_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_less_back_fail_decc_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_greater_back_fail_zero_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_equal_back_fail_incc_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_always_back_fail_incc_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_equal_back_fail_decw_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decw_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_equal_back_fail_decc_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_equal_back_fail_wrap_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_equal_back_fail_zero_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_greater_back_fail_decw_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_not_equal_back_fail_decc_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_greater_back_fail_inv_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_always_back_fail_decw_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_not_equal_back_fail_zero_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_equal_back_fail_decc_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_never_back_fail_repl_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_not_equal_back_fail_wrap_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_never_back_fail_decw_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_less_back_fail_inv_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_always_back_fail_decw_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_not_equal_back_fail_incc_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_greater_back_fail_repl_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_always_back_fail_keep_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_always_back_fail_keep_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_less_back_fail_wrap_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_greater_back_fail_zero_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_not_equal_back_fail_zero_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_never_back_fail_decc_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_equal_back_fail_keep_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_not_equal_back_fail_keep_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_greater_back_fail_decw_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_always_back_fail_decc_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_always_back_fail_keep_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_never_back_fail_inv_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_less_back_fail_zero_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_less_or_equal_back_fail_inv_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_less_back_fail_zero_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_equal_back_fail_inv_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_not_equal_back_fail_decw_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_less_back_fail_decc_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_less_back_fail_wrap_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_equal_back_fail_incc_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_greater_back_fail_wrap_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_always_back_fail_incc_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_less_back_fail_repl_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_never_back_fail_zero_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_not_equal_back_fail_wrap_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_less_back_fail_zero_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_equal_back_fail_keep_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_equal_back_fail_decw_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_never_back_fail_incc_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_less_back_fail_decc_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_equal_back_fail_repl_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_less_back_fail_incc_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_never_back_fail_keep_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_less_back_fail_decc_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_not_equal_back_fail_inv_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_never_back_fail_decc_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_never_back_fail_incc_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_never_back_fail_inv_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_less_back_fail_incc_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_less_back_fail_incc_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_less_back_fail_repl_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_less_back_fail_decc_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_less_back_fail_keep_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_not_equal_back_fail_repl_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_not_equal_back_fail_keep_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_never_back_fail_wrap_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_greater_back_fail_keep_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_not_equal_back_fail_zero_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_not_equal_back_fail_decc_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_always_back_fail_decw_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_never_back_fail_zero_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_less_back_fail_repl_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_less_back_fail_repl_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_equal_back_fail_wrap_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_less_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_never_back_fail_repl_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_always_back_fail_keep_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_not_equal_back_fail_wrap_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_greater_back_fail_inv_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_equal_back_fail_keep_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_greater_back_fail_inv_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_never_back_fail_repl_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_not_equal_back_fail_zero_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_greater_back_fail_decc_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_not_equal_back_fail_inv_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_not_equal_back_fail_decw_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_greater_back_fail_incc_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_equal_back_fail_repl_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_greater_back_fail_wrap_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_less_back_fail_zero_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_less_back_fail_repl_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_not_equal_back_fail_inv_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_always_back_fail_decw_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_equal_back_fail_wrap_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_less_back_fail_zero_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_not_equal_back_fail_keep_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_less_back_fail_zero_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_always_back_fail_zero_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_never_back_fail_keep_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_not_equal_back_fail_zero_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_always_back_fail_incc_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_always_back_fail_wrap_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_greater_back_fail_wrap_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_never_back_fail_keep_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_greater_back_fail_inv_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_not_equal_back_fail_zero_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_equal_back_fail_inv_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_less_back_fail_repl_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_always_back_fail_wrap_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_never_back_fail_repl_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_not_equal_back_fail_wrap_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_not_equal_back_fail_incc_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_less_back_fail_repl_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_not_equal_back_fail_wrap_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_always_back_fail_incc_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_greater_back_fail_inv_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_not_equal_back_fail_incc_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_greater_back_fail_decw_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decc_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_always_back_fail_decw_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_less_back_fail_keep_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_less_back_fail_keep_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_not_equal_back_fail_incc_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_not_equal_back_fail_decc_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_never_back_fail_incc_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_greater_back_fail_decw_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_not_equal_back_fail_wrap_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_equal_back_fail_zero_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_greater_back_fail_wrap_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_always_back_fail_incc_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_less_back_fail_keep_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_less_or_equal_back_fail_decc_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_always_back_fail_decw_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_not_equal_back_fail_wrap_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_less_back_fail_incc_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_always_back_fail_incc_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_never_back_fail_wrap_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_equal_back_fail_inv_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_equal_back_fail_decc_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_less_back_fail_repl_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_never_back_fail_inv_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_less_back_fail_keep_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_not_equal_back_fail_incc_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_greater_back_fail_decw_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_not_equal_back_fail_inv_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_never_back_fail_decw_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_never_back_fail_inv_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_less_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_less_back_fail_incc_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_greater_back_fail_repl_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_greater_back_fail_decc_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_not_equal_back_fail_decw_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_never_back_fail_keep_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_not_equal_back_fail_decc_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_equal_back_fail_incc_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_never_back_fail_zero_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_less_back_fail_incc_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_less_back_fail_zero_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_less_back_fail_wrap_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_less_or_equal_back_fail_repl_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_less_or_equal_back_fail_zero_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_never_back_fail_inv_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_equal_back_fail_decc_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_never_back_fail_repl_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_equal_back_fail_inv_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_always_back_fail_wrap_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_greater_back_fail_decc_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_never_back_fail_keep_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_not_equal_back_fail_decc_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_less_back_fail_keep_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_equal_back_fail_zero_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_not_equal_back_fail_inv_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_not_equal_back_fail_zero_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_less_back_fail_inv_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_never_back_fail_keep_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_not_equal_back_fail_keep_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_greater_back_fail_decc_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_greater_back_fail_zero_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_never_back_fail_repl_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_always_back_fail_incc_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_always_back_fail_keep_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_greater_back_fail_incc_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_greater_back_fail_inv_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_never_back_fail_inv_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_less_back_fail_decw_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_greater_back_fail_inv_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_equal_back_fail_repl_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_never_back_fail_wrap_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_never_back_fail_wrap_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_equal_back_fail_zero_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_never_back_fail_decw_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_never_back_fail_decc_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_not_equal_back_fail_inv_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_less_back_fail_wrap_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_less_back_fail_incc_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_always_back_fail_zero_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_less_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_always_back_fail_zero_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_always_back_fail_decc_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_not_equal_back_fail_keep_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_not_equal_back_fail_repl_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_equal_back_fail_keep_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_always_back_fail_decc_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_never_back_fail_decw_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_always_back_fail_keep_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_not_equal_back_fail_wrap_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_equal_back_fail_incc_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_not_equal_back_fail_repl_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decc_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_equal_back_fail_zero_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_greater_back_fail_incc_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_less_back_fail_keep_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_never_back_fail_decc_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_equal_back_fail_repl_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_not_equal_back_fail_decw_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_equal_back_fail_inv_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_less_back_fail_decw_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_greater_back_fail_inv_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_always_back_fail_decc_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_less_back_fail_keep_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_never_back_fail_keep_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_always_back_fail_decw_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_less_back_fail_inv_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_never_back_fail_keep_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_never_back_fail_repl_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_greater_back_fail_zero_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_not_equal_back_fail_zero_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_greater_back_fail_decc_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_less_back_fail_wrap_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_equal_back_fail_repl_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_always_back_fail_zero_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_always_back_fail_wrap_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_always_back_fail_repl_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_always_back_fail_wrap_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_less_back_fail_repl_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_greater_back_fail_zero_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_never_back_fail_decw_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_never_back_fail_wrap_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_less_back_fail_decw_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_not_equal_back_fail_zero_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_equal_back_fail_zero_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_less_back_fail_zero_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_never_back_fail_keep_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_not_equal_back_fail_decw_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_never_back_fail_zero_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_not_equal_back_fail_inv_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_less_back_fail_incc_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_always_back_fail_decc_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_less_or_equal_back_fail_zero_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_less_back_fail_incc_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_less_back_fail_zero_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_never_back_fail_decw_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_always_back_fail_decw_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_not_equal_back_fail_inv_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_equal_back_fail_keep_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_not_equal_back_fail_decw_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_greater_back_fail_zero_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_not_equal_back_fail_decw_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_greater_back_fail_zero_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_less_back_fail_incc_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_always_back_fail_decc_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_always_back_fail_wrap_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_not_equal_back_fail_incc_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_equal_back_fail_decw_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_not_equal_back_fail_repl_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_not_equal_back_fail_zero_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_not_equal_back_fail_repl_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_always_back_fail_repl_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_equal_back_fail_repl_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_always_back_fail_repl_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_never_back_fail_zero_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_greater_back_fail_decc_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_always_back_fail_inv_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_always_back_fail_wrap_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_never_back_fail_decc_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_greater_back_fail_incc_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_equal_back_fail_decw_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_not_equal_back_fail_wrap_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_always_back_fail_keep_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_always_back_fail_zero_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_greater_back_fail_decw_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_always_back_fail_repl_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_equal_back_fail_repl_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_always_back_fail_wrap_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_equal_back_fail_decw_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_equal_back_fail_decc_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_greater_back_fail_zero_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_always_back_fail_incc_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_less_back_fail_zero_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_greater_back_fail_keep_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decc_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_less_back_fail_incc_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_never_back_fail_zero_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_never_back_fail_decw_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_greater_back_fail_inv_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_not_equal_back_fail_keep_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_not_equal_back_fail_zero_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_always_back_fail_decw_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_greater_back_fail_decc_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_never_back_fail_keep_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_never_back_fail_keep_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_equal_back_fail_keep_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_greater_back_fail_zero_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_less_back_fail_incc_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_always_back_fail_inv_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_always_back_fail_zero_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_less_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_not_equal_back_fail_keep_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_greater_back_fail_decw_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_equal_back_fail_zero_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_less_back_fail_incc_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_greater_back_fail_inv_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_equal_back_fail_wrap_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_less_back_fail_zero_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_less_back_fail_incc_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_equal_back_fail_keep_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_greater_back_fail_zero_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_less_back_fail_incc_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_equal_back_fail_zero_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_always_back_fail_wrap_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_greater_back_fail_inv_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_less_back_fail_inv_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_less_back_fail_decc_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_less_back_fail_inv_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_less_back_fail_incc_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_equal_back_fail_zero_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_always_back_fail_inv_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_never_back_fail_inv_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_always_back_fail_decw_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_less_or_equal_back_fail_decc_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_always_back_fail_zero_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_never_back_fail_decc_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_not_equal_back_fail_inv_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_greater_back_fail_inv_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_equal_back_fail_zero_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_not_equal_back_fail_decw_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_less_back_fail_incc_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_always_back_fail_zero_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_always_back_fail_zero_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_equal_back_fail_incc_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_less_back_fail_wrap_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_never_back_fail_zero_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_equal_back_fail_inv_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_never_back_fail_keep_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_less_back_fail_wrap_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_always_back_fail_decc_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_greater_back_fail_decw_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_greater_back_fail_wrap_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_never_back_fail_decc_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_greater_back_fail_zero_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_greater_back_fail_decw_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_equal_back_fail_wrap_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_equal_back_fail_inv_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_never_back_fail_repl_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_always_back_fail_inv_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_never_back_fail_incc_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_not_equal_back_fail_wrap_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_greater_back_fail_wrap_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_never_back_fail_wrap_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_not_equal_back_fail_incc_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_greater_back_fail_repl_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_less_back_fail_keep_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_less_back_fail_repl_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_not_equal_back_fail_decw_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_not_equal_back_fail_inv_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_never_back_fail_inv_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_less_back_fail_incc_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_greater_back_fail_wrap_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_equal_back_fail_decw_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_never_back_fail_incc_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_not_equal_back_fail_wrap_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_always_back_fail_decw_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_always_back_fail_incc_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_less_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_greater_back_fail_zero_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_less_back_fail_zero_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_equal_back_fail_decc_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_less_back_fail_keep_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_greater_back_fail_decc_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_greater_back_fail_decc_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_never_back_fail_repl_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_less_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_greater_back_fail_incc_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_less_back_fail_zero_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_always_back_fail_keep_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_never_back_fail_decw_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_not_equal_back_fail_decw_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_always_back_fail_zero_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_equal_back_fail_wrap_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_equal_back_fail_repl_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_less_back_fail_decw_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_always_back_fail_decw_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_less_back_fail_keep_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_always_back_fail_decw_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_less_back_fail_repl_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_greater_back_fail_decc_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_always_back_fail_zero_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_not_equal_back_fail_zero_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_never_back_fail_keep_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_less_back_fail_decc_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_always_back_fail_zero_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_always_back_fail_zero_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_not_equal_back_fail_inv_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_not_equal_back_fail_zero_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_always_back_fail_zero_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_never_back_fail_zero_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_not_equal_back_fail_incc_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_not_equal_back_fail_incc_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_never_back_fail_repl_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_less_back_fail_keep_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_never_back_fail_inv_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_equal_back_fail_repl_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_never_back_fail_repl_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_equal_back_fail_decc_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_always_back_fail_decc_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_equal_back_fail_decw_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_not_equal_back_fail_zero_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_less_back_fail_keep_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_not_equal_back_fail_incc_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_greater_back_fail_decc_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_greater_back_fail_decc_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_always_back_fail_decw_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_less_back_fail_incc_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_equal_back_fail_decw_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_never_back_fail_incc_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_not_equal_back_fail_wrap_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_less_or_equal_back_fail_inv_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_less_back_fail_decc_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_equal_back_fail_zero_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_greater_back_fail_keep_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_greater_back_fail_inv_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_equal_back_fail_repl_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_equal_back_fail_repl_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_greater_back_fail_inv_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_less_back_fail_incc_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_always_back_fail_repl_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_not_equal_back_fail_zero_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_equal_back_fail_decw_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_greater_back_fail_keep_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_always_back_fail_inv_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_never_back_fail_repl_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_greater_back_fail_wrap_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_equal_back_fail_zero_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_less_or_equal_back_fail_inv_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_greater_back_fail_incc_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_greater_back_fail_zero_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_greater_back_fail_keep_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_not_equal_back_fail_incc_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_greater_back_fail_zero_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_equal_back_fail_zero_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_greater_back_fail_decw_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_always_back_fail_inv_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_always_back_fail_inv_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_always_back_fail_wrap_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_greater_back_fail_incc_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_greater_back_fail_zero_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_greater_back_fail_wrap_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_never_back_fail_decc_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_always_back_fail_incc_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_less_back_fail_keep_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_less_back_fail_wrap_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_equal_back_fail_keep_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_less_back_fail_wrap_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_greater_back_fail_zero_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_less_back_fail_zero_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_not_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_greater_back_fail_decw_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_always_back_fail_incc_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_not_equal_back_fail_incc_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_greater_back_fail_zero_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_always_back_fail_decw_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_less_back_fail_incc_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_less_back_fail_incc_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_greater_back_fail_decw_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_less_back_fail_inv_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_always_back_fail_inv_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_never_back_fail_wrap_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_equal_back_fail_repl_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_never_back_fail_repl_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_equal_back_fail_repl_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_always_back_fail_decw_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_less_back_fail_repl_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_equal_back_fail_decw_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_never_back_fail_keep_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_equal_back_fail_decw_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_not_equal_back_fail_decw_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_not_equal_back_fail_repl_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_less_back_fail_inv_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_equal_back_fail_incc_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_never_back_fail_wrap_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_never_back_fail_decw_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_less_back_fail_repl_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_equal_back_fail_zero_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_equal_back_fail_incc_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_less_or_equal_back_fail_zero_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_equal_back_fail_inv_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_never_back_fail_decc_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_less_back_fail_repl_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_less_back_fail_incc_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_greater_back_fail_zero_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_less_back_fail_repl_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_less_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_greater_back_fail_decc_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_not_equal_back_fail_zero_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_less_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_less_or_equal_back_fail_incc_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_equal_back_fail_wrap_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_always_back_fail_decw_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_greater_back_fail_decw_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_less_back_fail_incc_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_always_back_fail_repl_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_not_equal_back_fail_decw_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_not_equal_back_fail_zero_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_equal_back_fail_inv_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_equal_back_fail_decc_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_not_equal_back_fail_repl_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_greater_back_fail_inv_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_always_back_fail_decw_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_never_back_fail_inv_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_always_back_fail_inv_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_always_back_fail_decw_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_never_back_fail_decc_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_greater_back_fail_incc_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_less_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_never_back_fail_keep_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_greater_back_fail_inv_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_never_back_fail_inv_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_equal_back_fail_repl_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_equal_back_fail_wrap_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_equal_back_fail_incc_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_never_back_fail_decc_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_always_back_fail_zero_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_never_back_fail_incc_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_equal_back_fail_keep_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_equal_back_fail_inv_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_never_back_fail_repl_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_never_back_fail_repl_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_never_back_fail_decw_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_greater_back_fail_zero_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_less_back_fail_incc_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_less_back_fail_repl_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_always_back_fail_inv_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_equal_back_fail_decw_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_not_equal_back_fail_decw_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_greater_back_fail_incc_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_never_back_fail_zero_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_always_back_fail_decc_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_equal_back_fail_zero_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_greater_back_fail_inv_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_not_equal_back_fail_inv_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_always_back_fail_decc_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_less_back_fail_wrap_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_always_back_fail_zero_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_greater_back_fail_zero_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_equal_back_fail_zero_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_always_back_fail_inv_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_never_back_fail_decc_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_less_or_equal_back_fail_zero_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_always_back_fail_decc_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_greater_back_fail_wrap_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_always_back_fail_keep_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_not_equal_back_fail_zero_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_less_back_fail_decc_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_not_equal_back_fail_wrap_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_never_back_fail_decw_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_less_back_fail_inv_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_not_equal_back_fail_repl_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_greater_back_fail_wrap_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_always_back_fail_decw_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_greater_back_fail_incc_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_less_back_fail_wrap_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_always_back_fail_inv_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_less_back_fail_keep_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_less_back_fail_decw_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_less_back_fail_repl_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_not_equal_back_fail_keep_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_never_back_fail_decc_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_not_equal_back_fail_repl_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_never_back_fail_zero_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_less_back_fail_incc_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_not_equal_back_fail_keep_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_never_back_fail_wrap_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_greater_back_fail_keep_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_equal_back_fail_keep_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_less_back_fail_decc_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_less_or_equal_back_fail_zero_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_never_back_fail_decw_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_less_or_equal_back_fail_zero_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_greater_back_fail_repl_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_less_back_fail_decc_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_always_back_fail_zero_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_not_equal_back_fail_repl_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_less_back_fail_wrap_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_never_back_fail_wrap_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_not_equal_back_fail_inv_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_less_back_fail_inv_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_always_back_fail_keep_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_always_back_fail_incc_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_less_or_equal_back_fail_repl_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_less_back_fail_keep_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_less_back_fail_keep_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_equal_back_fail_wrap_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_always_back_fail_repl_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_equal_back_fail_inv_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_always_back_fail_decc_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_not_equal_back_fail_incc_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_less_back_fail_keep_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_less_back_fail_wrap_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_greater_back_fail_keep_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_never_back_fail_keep_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_equal_back_fail_repl_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_not_equal_back_fail_decc_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_equal_back_fail_zero_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_greater_back_fail_wrap_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_greater_back_fail_decw_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_always_back_fail_decw_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_never_back_fail_repl_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_greater_back_fail_incc_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_equal_back_fail_wrap_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_greater_back_fail_incc_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_always_back_fail_incc_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_not_equal_back_fail_inv_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_not_equal_back_fail_decc_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_never_back_fail_decw_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_always_back_fail_keep_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_equal_back_fail_zero_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_not_equal_back_fail_incc_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_always_back_fail_inv_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_greater_back_fail_wrap_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_always_back_fail_decw_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_always_back_fail_repl_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_equal_back_fail_keep_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_greater_back_fail_incc_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_not_equal_back_fail_inv_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_less_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_equal_back_fail_keep_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_equal_back_fail_decw_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_always_back_fail_decw_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_never_back_fail_keep_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_equal_back_fail_keep_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_always_back_fail_decc_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_less_back_fail_keep_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_never_back_fail_wrap_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_less_back_fail_decw_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_never_back_fail_zero_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_equal_back_fail_wrap_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_not_equal_back_fail_zero_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_equal_back_fail_repl_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_always_back_fail_zero_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_less_back_fail_decc_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_greater_back_fail_repl_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_never_back_fail_decw_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_equal_back_fail_decc_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_equal_back_fail_incc_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_not_equal_back_fail_incc_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_greater_back_fail_zero_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_greater_back_fail_decc_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_never_back_fail_keep_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_always_back_fail_decc_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decc_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_always_back_fail_inv_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_greater_back_fail_inv_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_always_back_fail_keep_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_not_equal_back_fail_zero_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_less_back_fail_wrap_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_equal_back_fail_zero_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_less_back_fail_decw_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_never_back_fail_wrap_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_equal_back_fail_zero_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_greater_back_fail_keep_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_never_back_fail_incc_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_never_back_fail_repl_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_always_back_fail_incc_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_greater_back_fail_decc_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_greater_back_fail_decw_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_less_back_fail_zero_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_less_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_not_equal_back_fail_incc_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_less_back_fail_inv_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_always_back_fail_wrap_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_always_back_fail_decc_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_less_back_fail_repl_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_not_equal_back_fail_keep_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_not_equal_back_fail_keep_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_less_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_never_back_fail_decw_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_always_back_fail_repl_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_not_equal_back_fail_decc_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_equal_back_fail_decc_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_greater_back_fail_decw_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_not_equal_back_fail_inv_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_never_back_fail_decc_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_greater_back_fail_repl_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_never_back_fail_inv_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_greater_back_fail_zero_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_not_equal_back_fail_inv_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_less_back_fail_wrap_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_greater_back_fail_incc_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_not_equal_back_fail_decw_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_not_equal_back_fail_repl_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_not_equal_back_fail_repl_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_less_or_equal_back_fail_repl_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_equal_back_fail_keep_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_less_back_fail_decc_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_always_back_fail_wrap_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_less_or_equal_back_fail_zero_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_never_back_fail_decc_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_greater_back_fail_wrap_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_always_back_fail_wrap_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_equal_back_fail_decc_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_less_back_fail_incc_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_greater_back_fail_zero_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_equal_back_fail_incc_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_always_back_fail_zero_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_never_back_fail_repl_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_never_back_fail_repl_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_greater_back_fail_decc_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_equal_back_fail_zero_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_not_equal_back_fail_inv_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_not_equal_back_fail_incc_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_never_back_fail_zero_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_equal_back_fail_inv_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_always_back_fail_inv_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_greater_back_fail_wrap_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_less_back_fail_zero_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_always_back_fail_repl_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_never_back_fail_repl_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_less_or_equal_back_fail_zero_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_not_equal_back_fail_wrap_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_greater_back_fail_inv_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_greater_back_fail_wrap_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_less_back_fail_repl_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_never_back_fail_inv_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_less_back_fail_repl_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_less_back_fail_wrap_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_less_or_equal_back_fail_incc_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decc_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_not_equal_back_fail_zero_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_greater_back_fail_repl_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_less_back_fail_decw_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_greater_back_fail_incc_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_less_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_less_back_fail_zero_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_less_back_fail_decw_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_greater_back_fail_repl_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_equal_back_fail_decw_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_never_back_fail_repl_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_equal_back_fail_keep_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_not_equal_back_fail_incc_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_not_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_greater_back_fail_incc_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_never_back_fail_wrap_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_less_or_equal_back_fail_repl_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_never_back_fail_zero_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_always_back_fail_decc_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_not_equal_back_fail_keep_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_less_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_greater_back_fail_repl_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_always_back_fail_decc_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_never_back_fail_zero_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_never_back_fail_wrap_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_less_back_fail_inv_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_less_or_equal_back_fail_repl_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_not_equal_back_fail_incc_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_less_back_fail_keep_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_not_equal_back_fail_inv_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_equal_back_fail_wrap_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_never_back_fail_inv_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_never_back_fail_incc_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_never_back_fail_zero_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_not_equal_back_fail_repl_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_greater_back_fail_inv_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_less_back_fail_zero_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_less_back_fail_decw_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_always_back_fail_decc_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_always_back_fail_inv_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_not_equal_back_fail_keep_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_less_or_equal_back_fail_keep_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_never_back_fail_keep_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_greater_back_fail_zero_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_not_equal_back_fail_keep_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_never_back_fail_decw_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_always_back_fail_zero_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_never_back_fail_inv_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_not_equal_back_fail_decc_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_always_back_fail_inv_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_less_back_fail_wrap_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_equal_back_fail_decw_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_not_equal_back_fail_keep_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decw_comp_never_back_fail_repl_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_always_back_fail_decw_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_never_back_fail_zero_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_not_equal_back_fail_inv_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_not_equal_back_fail_inv_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_always_back_fail_keep_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_greater_back_fail_decc_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_greater_back_fail_incc_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_always_back_fail_inv_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_not_equal_back_fail_keep_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_always_back_fail_decw_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_never_back_fail_decc_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_never_back_fail_incc_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_never_back_fail_decw_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_less_back_fail_wrap_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_never_back_fail_keep_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_greater_back_fail_decw_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_never_back_fail_incc_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_less_back_fail_wrap_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_never_back_fail_incc_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_less_back_fail_repl_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_equal_back_fail_repl_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_less_back_fail_wrap_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_greater_back_fail_repl_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_always_back_fail_repl_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_never_back_fail_decc_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_never_back_fail_repl_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_never_back_fail_decc_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_not_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_greater_back_fail_keep_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_less_back_fail_inv_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_less_back_fail_wrap_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_never_back_fail_zero_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_less_back_fail_decw_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_not_equal_back_fail_wrap_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_greater_back_fail_decw_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_not_equal_back_fail_zero_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_equal_back_fail_decc_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_never_back_fail_zero_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_never_back_fail_incc_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_equal_back_fail_incc_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_never_back_fail_incc_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_incc_comp_equal_back_fail_wrap_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_not_equal_back_fail_repl_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_equal_back_fail_decc_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_less_back_fail_incc_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_never_back_fail_zero_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_less_back_fail_repl_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_less_back_fail_wrap_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_equal_back_fail_repl_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_less_back_fail_repl_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_always_back_fail_wrap_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_equal_back_fail_repl_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_not_equal_back_fail_inv_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_less_or_equal_back_fail_incc_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_never_back_fail_keep_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_less_back_fail_zero_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_greater_back_fail_decc_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_less_back_fail_inv_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_not_equal_back_fail_keep_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_equal_back_fail_incc_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_greater_back_fail_wrap_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_less_back_fail_decw_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_always_back_fail_wrap_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_not_equal_back_fail_decc_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_always_back_fail_keep_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_equal_back_fail_wrap_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_always_back_fail_wrap_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_greater_back_fail_decw_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_not_equal_back_fail_inv_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_equal_back_fail_decw_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_not_equal_back_fail_incc_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_less_back_fail_decw_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_never_back_fail_incc_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_greater_back_fail_zero_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_less_back_fail_keep_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_never_back_fail_decw_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_not_equal_back_fail_repl_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_always_back_fail_zero_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_less_or_equal_back_fail_decw_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_always_back_fail_wrap_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_less_back_fail_decw_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_equal_back_fail_repl_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_always_back_fail_wrap_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_not_equal_back_fail_incc_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_always_back_fail_decw_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decc_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_less_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_not_equal_back_fail_decw_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_less_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_greater_back_fail_keep_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_never_back_fail_repl_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_equal_back_fail_decw_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_greater_back_fail_repl_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_never_back_fail_keep_pass_keep_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_repl_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_never_back_fail_zero_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_not_equal_back_fail_incc_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_never_back_fail_zero_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_never_back_fail_decc_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_inv_comp_less_back_fail_zero_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_less_back_fail_decw_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_less_back_fail_zero_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_less_back_fail_inv_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_greater_back_fail_zero_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_not_equal_back_fail_inv_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_greater_back_fail_wrap_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_greater_back_fail_keep_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_always_back_fail_decc_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_not_equal_back_fail_zero_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_not_equal_back_fail_keep_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_less_back_fail_decw_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_less_back_fail_incc_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_never_back_fail_wrap_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_keep_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_greater_back_fail_incc_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_less_back_fail_keep_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_less_back_fail_decc_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_equal_back_fail_incc_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_never_back_fail_decw_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_always_back_fail_decc_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_always_back_fail_repl_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_less_back_fail_repl_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_not_equal_back_fail_keep_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_always_back_fail_repl_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_never_back_fail_wrap_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_always_back_fail_decc_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_never_back_fail_keep_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_never_back_fail_wrap_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_greater_back_fail_zero_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_not_equal_back_fail_inv_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_less_back_fail_keep_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_not_equal_back_fail_inv_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_not_equal_back_fail_repl_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_equal_back_fail_decw_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_not_equal_back_fail_wrap_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_less_back_fail_inv_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_equal_back_fail_wrap_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_not_equal_back_fail_inv_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_less_back_fail_keep_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_greater_back_fail_inv_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_not_equal_back_fail_decc_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_less_back_fail_zero_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_less_back_fail_decc_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_greater_back_fail_decc_pass_decc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_always_back_fail_decc_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_not_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_always_back_fail_decc_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_always_back_fail_decw_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_always_back_fail_decc_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_less_back_fail_keep_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_greater_back_fail_inv_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_greater_back_fail_decc_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_less_back_fail_zero_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_not_equal_back_fail_incc_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_always_back_fail_incc_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_not_equal_back_fail_zero_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_not_equal_back_fail_wrap_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_never_back_fail_inv_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_equal_back_fail_repl_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_less_back_fail_decc_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_zero_comp_never_back_fail_decc_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_not_equal_back_fail_incc_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_not_equal_back_fail_zero_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_less_or_equal_back_fail_repl_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_always_back_fail_keep_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_incc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_not_equal_back_fail_zero_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_less_back_fail_repl_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decw_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_always_back_fail_repl_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_less_back_fail_incc_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_equal_back_fail_inv_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_less_back_fail_keep_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_never_back_fail_repl_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_always_back_fail_decw_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_less_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_greater_back_fail_incc_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_greater_back_fail_inv_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_always_back_fail_decw_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_equal_back_fail_decc_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_less_back_fail_repl_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decw_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_equal_back_fail_decw_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_keep_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_not_equal_back_fail_incc_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_equal_back_fail_decc_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_less_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_greater_back_fail_decc_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_always_back_fail_wrap_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_less_back_fail_wrap_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_greater_back_fail_repl_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_less_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_not_equal_back_fail_wrap_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_always_back_fail_decc_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_always_back_fail_inv_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_greater_back_fail_zero_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_never_back_fail_keep_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_wrap_comp_equal_back_fail_incc_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_not_equal_back_fail_decw_pass_decw_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_less_back_fail_decw_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_greater_back_fail_keep_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_not_equal_back_fail_decc_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_less_or_equal_back_fail_zero_pass_repl_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_less_back_fail_decc_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_never_back_fail_wrap_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_greater_back_fail_decw_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_greater_back_fail_incc_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_not_equal_back_fail_wrap_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_greater_back_fail_incc_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_not_equal_back_fail_decw_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decc_comp_greater_back_fail_wrap_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_less_back_fail_decw_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_always_back_fail_decc_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_always_back_fail_repl_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_decc_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_not_equal_back_fail_decw_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_never_back_fail_wrap_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_never_back_fail_incc_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_never_back_fail_inv_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_not_equal_back_fail_wrap_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_never_back_fail_decw_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_always_back_fail_repl_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_always_back_fail_inv_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_always_back_fail_keep_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_not_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_less_back_fail_repl_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_always_back_fail_zero_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_less_back_fail_incc_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_equal_back_fail_zero_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_equal_back_fail_decc_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_greater_back_fail_decw_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_always_back_fail_wrap_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_equal_back_fail_decc_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_never_back_fail_wrap_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_incc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_always_back_fail_keep_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_not_equal_back_fail_incc_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_less_back_fail_incc_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_greater_back_fail_decc_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_greater_back_fail_wrap_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_incc_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_always_back_fail_decw_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_equal_back_fail_inv_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_greater_back_fail_inv_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_never_back_fail_zero_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_less_back_fail_decw_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_greater_back_fail_repl_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_equal_back_fail_decw_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_greater_back_fail_wrap_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_greater_back_fail_decc_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_greater_back_fail_inv_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_not_equal_back_fail_zero_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_not_equal_back_fail_keep_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_not_equal_back_fail_decw_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_equal_back_fail_keep_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_equal_back_fail_keep_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_incc_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_never_back_fail_zero_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_always_back_fail_incc_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_equal_back_fail_decc_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_greater_back_fail_decw_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_less_back_fail_keep_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_equal_back_fail_incc_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_never_back_fail_zero_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_less_back_fail_inv_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_always_back_fail_keep_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_less_back_fail_decw_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_less_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_less_back_fail_zero_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_less_back_fail_zero_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_never_back_fail_zero_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_less_or_equal_back_fail_incc_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_always_back_fail_zero_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_equal_back_fail_zero_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decw_comp_equal_back_fail_decc_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_never_back_fail_inv_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_greater_back_fail_incc_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_not_equal_back_fail_repl_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_never_back_fail_decw_pass_keep_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_less_back_fail_decw_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_not_equal_back_fail_wrap_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_not_equal_back_fail_decc_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_equal_back_fail_keep_pass_decw_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_never_back_fail_wrap_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_less_or_equal_back_fail_keep_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_equal_back_fail_wrap_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_less_back_fail_decw_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_equal_back_fail_incc_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_greater_back_fail_keep_pass_decw_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_less_back_fail_decc_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_always_back_fail_decw_pass_incc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_never_back_fail_zero_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_greater_back_fail_zero_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_less_back_fail_incc_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_equal_back_fail_wrap_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_equal_back_fail_keep_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_not_equal_back_fail_inv_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_always_back_fail_zero_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_greater_back_fail_wrap_pass_keep_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_less_back_fail_incc_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decc_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_greater_back_fail_repl_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_less_back_fail_repl_pass_inv_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_always_back_fail_inv_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_equal_back_fail_wrap_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_equal_back_fail_incc_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_equal_back_fail_zero_pass_decw_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decw_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_not_equal_back_fail_repl_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_always_back_fail_keep_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_equal_back_fail_keep_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_always_back_fail_inv_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_equal_back_fail_decw_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_less_or_equal_back_fail_keep_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_always_back_fail_incc_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_less_back_fail_keep_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_not_equal_back_fail_inv_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_less_back_fail_decw_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_greater_back_fail_decw_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_greater_back_fail_wrap_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_less_or_equal_back_fail_repl_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_less_back_fail_decc_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_greater_back_fail_decc_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_greater_back_fail_repl_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_never_back_fail_zero_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decc_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_zero_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_not_equal_back_fail_keep_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_not_equal_back_fail_repl_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_less_back_fail_wrap_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_not_equal_back_fail_wrap_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_wrap_comp_always_back_fail_wrap_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_less_back_fail_decw_pass_repl_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_less_back_fail_wrap_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_always_back_fail_wrap_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_greater_back_fail_incc_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_keep_comp_equal_back_fail_zero_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_not_equal_back_fail_incc_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_less_back_fail_zero_pass_wrap_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_not_equal_back_fail_inv_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_less_back_fail_inv_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_equal_back_fail_zero_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_less_back_fail_decc_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_not_equal_back_fail_incc_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_equal_back_fail_decc_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_not_equal_back_fail_repl_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_not_equal_back_fail_inv_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_always_back_fail_wrap_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_equal_back_fail_inv_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_always_back_fail_decc_pass_repl_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_greater_back_fail_inv_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_less_back_fail_wrap_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_less_back_fail_incc_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_repl_comp_less_or_equal_back_fail_incc_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_less_back_fail_repl_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_equal_back_fail_repl_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_not_equal_back_fail_zero_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_equal_back_fail_inv_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_repl_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_not_equal_back_fail_wrap_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_always_back_fail_wrap_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_greater_back_fail_decw_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_not_equal_back_fail_incc_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_less_back_fail_decc_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_never_back_fail_decw_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decc_comp_greater_back_fail_zero_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_less_or_equal_back_fail_zero_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_equal_back_fail_keep_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_greater_back_fail_decw_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_inv_comp_equal_back_fail_decw_pass_decc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_less_back_fail_keep_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_greater_back_fail_incc_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_not_equal_back_fail_decw_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_greater_back_fail_decw_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_not_equal_back_fail_zero_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_not_equal_back_fail_wrap_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_never_back_fail_zero_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_equal_back_fail_decw_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_less_or_equal_back_fail_repl_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_equal_back_fail_decw_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decw_comp_always_back_fail_wrap_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_equal_back_fail_decw_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_always_back_fail_inv_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_less_or_equal_back_fail_incc_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_always_back_fail_inv_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decc_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_less_back_fail_decw_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_never_back_fail_inv_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_greater_back_fail_wrap_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_less_back_fail_keep_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_not_equal_back_fail_decw_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_less_back_fail_inv_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_not_equal_back_fail_repl_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_equal_back_fail_zero_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_never_back_fail_keep_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_greater_back_fail_wrap_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_never_back_fail_decc_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_equal_back_fail_incc_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_always_back_fail_incc_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_less_back_fail_inv_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_less_or_equal_back_fail_inv_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_always_back_fail_zero_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_greater_back_fail_incc_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_less_back_fail_decc_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_equal_back_fail_wrap_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_less_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_not_equal_back_fail_inv_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_less_back_fail_incc_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_greater_back_fail_repl_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_equal_back_fail_repl_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_keep_comp_less_back_fail_inv_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_not_equal_back_fail_decc_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_never_back_fail_decc_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_greater_back_fail_repl_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_not_equal_back_fail_zero_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_never_back_fail_inv_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_less_back_fail_decw_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decw_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_not_equal_back_fail_repl_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_always_back_fail_repl_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_always_back_fail_decc_pass_decc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_never_back_fail_keep_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_equal_back_fail_keep_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_never_back_fail_decw_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_never_back_fail_decw_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_not_equal_back_fail_repl_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_greater_back_fail_zero_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_less_back_fail_decc_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_greater_back_fail_repl_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_equal_back_fail_incc_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_less_or_equal_back_fail_zero_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_less_back_fail_decc_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_less_back_fail_zero_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_never_back_fail_decc_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_not_equal_back_fail_decc_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_always_back_fail_inv_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_not_equal_back_fail_decc_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decc_comp_less_back_fail_decw_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_never_back_fail_wrap_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_equal_back_fail_incc_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_greater_back_fail_zero_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_greater_back_fail_zero_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_less_back_fail_zero_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_equal_back_fail_decc_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decw_comp_never_back_fail_decc_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_not_equal_back_fail_decc_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_greater_back_fail_wrap_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_always_back_fail_wrap_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_never_back_fail_decw_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_always_back_fail_decc_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_less_back_fail_inv_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_not_equal_back_fail_incc_pass_incc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_not_equal_back_fail_repl_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_equal_back_fail_decw_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_equal_back_fail_repl_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_incc_comp_equal_back_fail_wrap_pass_decc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_greater_back_fail_keep_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decc_comp_never_back_fail_repl_pass_decc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_decc_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_equal_back_fail_decc_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_equal_back_fail_inv_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_decw_pass_zero_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_not_equal_back_fail_keep_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_incc_comp_less_or_equal_back_fail_keep_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_greater_back_fail_inv_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_always_back_fail_keep_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_equal_back_fail_zero_pass_wrap_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_less_or_equal_back_fail_keep_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_equal_back_fail_wrap_pass_repl_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_zero_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_not_equal_back_fail_keep_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_greater_back_fail_keep_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_less_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_greater_back_fail_decw_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_equal_back_fail_inv_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_always_back_fail_inv_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_less_back_fail_decc_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_less_back_fail_inv_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_greater_back_fail_zero_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_greater_back_fail_zero_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_less_back_fail_decc_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_never_back_fail_keep_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_greater_back_fail_inv_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decc_comp_always_back_fail_decc_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_less_or_equal_back_fail_zero_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_not_equal_back_fail_zero_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_equal_back_fail_incc_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_always_back_fail_inv_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decw_comp_less_back_fail_keep_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_not_equal_back_fail_incc_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_greater_back_fail_repl_pass_decw_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_greater_back_fail_repl_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_not_equal_back_fail_repl_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_less_or_equal_back_fail_zero_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_not_equal_back_fail_keep_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_greater_back_fail_inv_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decc_comp_not_equal_back_fail_wrap_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_inv_comp_greater_back_fail_decw_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_never_back_fail_inv_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_incc_comp_greater_back_fail_inv_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_less_back_fail_decc_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_not_equal_back_fail_zero_pass_wrap_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_wrap_comp_never_back_fail_wrap_pass_keep_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_not_equal_back_fail_zero_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_not_equal_back_fail_inv_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_not_equal_back_fail_wrap_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_zero_comp_never_back_fail_keep_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_decc_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_greater_or_equal_back_fail_incc_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_always_back_fail_keep_pass_repl_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_equal_back_fail_keep_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_equal_back_fail_wrap_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_less_back_fail_repl_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_not_equal_back_fail_decc_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_keep_comp_less_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_equal_back_fail_wrap_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_equal_back_fail_repl_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_less_or_equal_back_fail_zero_pass_incc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_not_equal_back_fail_keep_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_zero_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_less_or_equal_back_fail_keep_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_decw_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_never_back_fail_decw_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_less_back_fail_zero_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_not_equal_back_fail_inv_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_equal_back_fail_incc_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_not_equal_back_fail_inv_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_less_or_equal_back_fail_incc_pass_zero_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_equal_back_fail_repl_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_always_back_fail_incc_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_less_or_equal_back_fail_decc_pass_inv_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_less_back_fail_incc_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_greater_back_fail_inv_pass_repl_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decw_comp_always_back_fail_decc_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_less_back_fail_zero_pass_keep_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_not_equal_back_fail_inv_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_incc_comp_equal_back_fail_keep_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_keep_comp_always_back_fail_repl_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_not_equal_back_fail_inv_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decw_comp_greater_back_fail_decc_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_equal_back_fail_inv_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_keep_comp_not_equal_back_fail_decw_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_equal_back_fail_inv_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_not_equal_back_fail_repl_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_wrap_comp_never_back_fail_repl_pass_zero_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_equal_back_fail_keep_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_less_back_fail_decw_pass_keep_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_equal_back_fail_decc_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_zero_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_equal_back_fail_zero_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_equal_back_fail_keep_pass_keep_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_less_back_fail_wrap_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decc_comp_always_back_fail_decw_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_never_back_fail_incc_pass_keep_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_not_equal_back_fail_keep_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_keep_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_not_equal_back_fail_repl_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_less_back_fail_repl_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_less_or_equal_back_fail_zero_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_never_back_fail_decw_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_less_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_always_back_fail_repl_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_repl_comp_less_back_fail_zero_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_greater_back_fail_inv_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_repl_comp_always_back_fail_decw_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_greater_back_fail_decc_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_equal_back_fail_repl_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_always_back_fail_keep_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_greater_back_fail_decw_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_always_back_fail_decw_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_keep_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_incc_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_equal_back_fail_keep_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_never_back_fail_keep_pass_inv_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_less_back_fail_repl_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_greater_back_fail_inv_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_less_back_fail_decc_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_greater_back_fail_keep_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_wrap_comp_equal_back_fail_incc_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_less_or_equal_back_fail_decc_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_equal_back_fail_wrap_pass_zero_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_not_equal_back_fail_inv_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_less_back_fail_inv_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_wrap_comp_not_equal_back_fail_wrap_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_less_back_fail_zero_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_repl_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_not_equal_back_fail_decw_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_always_back_fail_incc_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_repl_comp_greater_back_fail_wrap_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_equal_back_fail_incc_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_less_back_fail_keep_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_not_equal_back_fail_inv_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_less_or_equal_back_fail_inv_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decc_comp_never_back_fail_decc_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decc_comp_not_equal_back_fail_decc_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_less_back_fail_repl_pass_wrap_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_greater_back_fail_repl_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_wrap_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_greater_back_fail_zero_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_never_back_fail_repl_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_never_back_fail_inv_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_keep_comp_less_back_fail_decw_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_not_equal_back_fail_keep_pass_incc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_always_back_fail_keep_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_less_back_fail_decc_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_equal_back_fail_wrap_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_always_back_fail_repl_pass_zero_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_zero_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_incc_comp_never_back_fail_incc_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_less_or_equal_back_fail_incc_pass_decw_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_not_equal_back_fail_decc_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_always_back_fail_wrap_pass_keep_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_equal_back_fail_decw_pass_keep_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_wrap_comp_equal_back_fail_keep_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_greater_back_fail_keep_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_always_back_fail_decw_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_always_back_fail_decc_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_less_back_fail_zero_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_never_back_fail_zero_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_always_back_fail_keep_pass_wrap_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_less_back_fail_decw_pass_decc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_zero_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_wrap_comp_never_back_fail_incc_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_keep_comp_always_back_fail_incc_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_less_or_equal_back_fail_decc_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_always_back_fail_wrap_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_always_back_fail_inv_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_always_back_fail_inv_pass_wrap_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_never_back_fail_zero_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_greater_back_fail_repl_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_greater_back_fail_keep_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_keep_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_repl_comp_equal_back_fail_inv_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_less_or_equal_back_fail_decc_pass_inv_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_equal_back_fail_decc_pass_decc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_equal_back_fail_decc_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_greater_back_fail_keep_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_equal_back_fail_keep_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_inv_comp_less_back_fail_inv_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_greater_back_fail_keep_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_equal_back_fail_repl_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_never_back_fail_keep_pass_repl_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_zero_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_less_back_fail_zero_pass_incc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_not_equal_back_fail_decw_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_not_equal_back_fail_keep_pass_decc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_not_equal_back_fail_inv_pass_inv_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_decc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_inv_comp_less_back_fail_keep_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_less_back_fail_zero_pass_incc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decw_comp_not_equal_back_fail_decw_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decw_comp_always_back_fail_zero_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_keep_comp_less_back_fail_decc_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decc_comp_not_equal_back_fail_keep_pass_inv_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_always_back_fail_keep_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_equal_back_fail_inv_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_incc_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_decw_comp_less_back_fail_repl_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_less_or_equal_back_fail_zero_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_incc_comp_greater_back_fail_zero_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_repl_comp_less_back_fail_incc_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_less_or_equal_back_fail_zero_pass_repl_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_always_back_fail_decw_pass_decw_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_always_back_fail_decc_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_less_back_fail_decc_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_not_equal_back_fail_keep_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_not_equal_back_fail_keep_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_less_back_fail_wrap_pass_wrap_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_keep_comp_always_back_fail_zero_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_never_back_fail_keep_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_equal_back_fail_incc_pass_zero_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_greater_back_fail_incc_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_inv_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_never_back_fail_decc_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_wrap_comp_equal_back_fail_repl_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_never_back_fail_decc_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_incc_comp_less_or_equal_back_fail_decw_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_equal_back_fail_inv_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_incc_comp_equal_back_fail_repl_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_always_back_fail_inv_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_equal_back_fail_repl_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_always_back_fail_repl_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_decc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_less_back_fail_inv_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_greater_back_fail_incc_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_never_back_fail_inv_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_less_back_fail_zero_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_never_back_fail_wrap_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decw_comp_less_back_fail_decw_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_always_back_fail_decc_pass_decc_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_equal_back_fail_decw_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_greater_back_fail_inv_pass_zero_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_repl_comp_less_or_equal_back_fail_decc_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_always_back_fail_decw_pass_wrap_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_less_back_fail_decc_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_equal_back_fail_incc_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_incc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_not_equal_back_fail_incc_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_greater_back_fail_inv_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_not_equal_back_fail_repl_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_always_back_fail_decc_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_never_back_fail_wrap_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_less_or_equal_back_fail_repl_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_greater_back_fail_repl_pass_inv_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_keep_comp_never_back_fail_incc_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_never_back_fail_decc_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_never_back_fail_repl_pass_incc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_always_back_fail_repl_pass_inv_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_greater_back_fail_zero_pass_incc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_wrap_comp_greater_back_fail_wrap_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_never_back_fail_decc_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_zero_comp_always_back_fail_zero_pass_inv_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_repl_comp_not_equal_back_fail_wrap_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_less_back_fail_decc_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decw_comp_never_back_fail_zero_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_not_equal_back_fail_incc_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_never_back_fail_zero_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_not_equal_back_fail_decc_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_zero_comp_less_back_fail_keep_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_always_back_fail_decc_pass_wrap_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_greater_back_fail_decc_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_greater_back_fail_decw_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_less_back_fail_decc_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_greater_back_fail_inv_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_always_back_fail_zero_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_not_equal_back_fail_wrap_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_not_equal_back_fail_repl_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decc_comp_less_or_equal_back_fail_inv_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_greater_back_fail_keep_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_always_back_fail_decc_pass_keep_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_equal_back_fail_decw_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_never_back_fail_incc_pass_keep_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_less_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_never_back_fail_wrap_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_decc_comp_less_or_equal_back_fail_inv_pass_zero_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_equal_back_fail_incc_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_always_back_fail_zero_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_less_back_fail_repl_pass_zero_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_always_back_fail_repl_pass_wrap_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_equal_back_fail_zero_pass_repl_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_incc_comp_never_back_fail_keep_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_decw_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decw_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_never_back_fail_incc_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_less_back_fail_zero_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_less_or_equal_back_fail_repl_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_never_back_fail_zero_pass_incc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_inv_comp_equal_back_fail_keep_pass_zero_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_greater_back_fail_decc_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_less_back_fail_wrap_pass_repl_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_less_back_fail_zero_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_always_back_fail_decw_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_less_or_equal_back_fail_inv_pass_zero_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_greater_back_fail_keep_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_equal_back_fail_zero_pass_keep_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decc_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decw_comp_always_back_fail_decc_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_not_equal_back_fail_repl_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_decc_comp_always_back_fail_decc_pass_incc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_always_back_fail_repl_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_not_equal_back_fail_decc_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_not_equal_back_fail_zero_pass_inv_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decw_comp_not_equal_back_fail_keep_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_not_equal_back_fail_wrap_pass_zero_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_incc_comp_not_equal_back_fail_decc_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_decw_comp_never_back_fail_decw_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_decc_comp_equal_back_fail_zero_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_not_equal_back_fail_decw_pass_zero_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_not_equal_back_fail_keep_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_never_back_fail_wrap_pass_inv_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decc_comp_less_back_fail_decc_pass_decc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_equal_back_fail_decw_pass_repl_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_equal_back_fail_keep_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_zero_comp_not_equal_back_fail_decc_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_zero_comp_never_back_fail_decw_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_repl_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_always_back_fail_incc_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_repl_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_not_equal_back_fail_decc_pass_inv_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_greater_back_fail_wrap_pass_decw_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_equal_back_fail_inv_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_wrap_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_inv_comp_never_back_fail_decc_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_greater_back_fail_decc_pass_inv_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_less_back_fail_inv_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_not_equal_back_fail_incc_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_not_equal_back_fail_decw_pass_keep_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_repl_comp_not_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_zero_comp_less_or_equal_back_fail_zero_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_keep_comp_not_equal_back_fail_decc_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_equal_back_fail_keep_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_never_back_fail_inv_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_always_back_fail_keep_pass_decw_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_always_back_fail_keep_pass_inv_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_equal_back_fail_inv_pass_keep_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_zero_comp_not_equal_back_fail_incc_pass_repl_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decc_comp_less_back_fail_repl_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_always_back_fail_repl_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_less_back_fail_repl_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_greater_back_fail_wrap_pass_inv_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_zero_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_incc_comp_always_back_fail_keep_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_less_or_equal_back_fail_inv_pass_repl_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_equal_back_fail_incc_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_less_back_fail_zero_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_equal_back_fail_inv_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_less_back_fail_keep_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_equal_back_fail_inv_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_greater_back_fail_decc_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_decc_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_never_back_fail_inv_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_equal_back_fail_repl_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_not_equal_back_fail_incc_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_keep_comp_greater_back_fail_keep_pass_incc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_never_back_fail_inv_pass_decw_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_greater_back_fail_keep_pass_decw_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_equal_back_fail_incc_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_repl_comp_never_back_fail_wrap_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_inv_comp_greater_back_fail_inv_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_inv_comp_always_back_fail_incc_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_less_or_equal_back_fail_repl_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_repl_comp_never_back_fail_zero_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_not_equal_back_fail_incc_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_decw_comp_less_back_fail_keep_pass_repl_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_repl_pass_zero_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_equal_back_fail_zero_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_never_back_fail_zero_pass_inv_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_not_equal_back_fail_inv_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_keep_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_never_back_fail_inv_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_equal_back_fail_incc_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_less_back_fail_wrap_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_decc_comp_never_back_fail_incc_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_greater_back_fail_keep_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_keep_comp_less_back_fail_decc_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_never_back_fail_keep_pass_zero_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_not_equal_back_fail_zero_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_greater_back_fail_zero_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_keep_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_inv_comp_not_equal_back_fail_incc_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_inv_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_greater_back_fail_zero_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_wrap_comp_less_back_fail_decc_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_inv_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_not_equal_back_fail_incc_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_equal_back_fail_incc_pass_decc_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_always_back_fail_wrap_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_incc_comp_never_back_fail_wrap_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_less_back_fail_zero_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_equal_back_fail_decw_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_not_equal_back_fail_repl_pass_incc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_inv_comp_never_back_fail_repl_pass_repl_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_not_equal_back_fail_decc_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_inv_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_repl_comp_less_back_fail_repl_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_less_back_fail_keep_pass_incc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_always_back_fail_zero_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_zero_comp_equal_back_fail_inv_pass_decc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_always_back_fail_incc_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_greater_back_fail_keep_pass_decc_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_inv_comp_greater_back_fail_decc_pass_repl_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_never_back_fail_wrap_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_wrap_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_zero_comp_less_back_fail_decc_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_zero_comp_equal_back_fail_keep_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_less_back_fail_inv_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_equal_back_fail_decw_pass_decw_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_inv_comp_never_back_fail_inv_pass_wrap_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_wrap_comp_not_equal_back_fail_zero_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_repl_comp_equal_back_fail_repl_pass_decw_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_inv_comp_less_or_equal_back_fail_decw_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_not_equal_back_fail_decw_pass_zero_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_repl_pass_decw_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_greater_back_fail_inv_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_incc_comp_always_back_fail_repl_pass_inv_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_equal_back_fail_keep_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_never_back_fail_decw_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_not_equal_back_fail_wrap_pass_inv_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_equal_back_fail_keep_pass_decc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_less_back_fail_repl_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_wrap_comp_equal_back_fail_zero_pass_inv_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_greater_or_equal_back_fail_zero_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_not_equal_back_fail_wrap_pass_zero_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decc_comp_always_back_fail_decc_pass_incc_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_less_back_fail_incc_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_decw_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_keep_comp_not_equal_back_fail_wrap_pass_incc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_repl_comp_always_back_fail_incc_pass_decw_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_less_or_equal_back_fail_zero_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_wrap_comp_never_back_fail_decc_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_inv_comp_never_back_fail_incc_pass_decc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_less_or_equal_back_fail_inv_pass_repl_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_decc_comp_never_back_fail_wrap_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_zero_comp_never_back_fail_decc_pass_zero_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_repl_comp_greater_back_fail_incc_pass_keep_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_never_back_fail_inv_pass_keep_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_greater_back_fail_decc_pass_incc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_wrap_comp_less_back_fail_keep_pass_decc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_inv_comp_always_back_fail_wrap_pass_incc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_less_or_equal_back_fail_decc_pass_decc_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_incc_comp_equal_back_fail_wrap_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_equal_back_fail_decw_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_always_back_fail_repl_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decc_comp_greater_back_fail_incc_pass_zero_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_equal_back_fail_decc_pass_decw_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_decw_comp_less_back_fail_zero_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_repl_comp_less_or_equal_back_fail_decw_pass_repl_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_zero_comp_always_back_fail_incc_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_keep_comp_not_equal_back_fail_decc_pass_decw_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_always_back_fail_incc_pass_zero_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_less_back_fail_inv_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_never_back_fail_repl_pass_decw_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_keep_comp_never_back_fail_repl_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_keep_pass_keep_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_zero_comp_not_equal_back_fail_decc_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_wrap_comp_equal_back_fail_decc_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_wrap_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_wrap_comp_less_or_equal_back_fail_inv_pass_zero_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_incc_comp_never_back_fail_inv_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_less_back_fail_decc_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_zero_comp_never_back_fail_keep_pass_keep_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_decw_comp_equal_back_fail_repl_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_keep_comp_never_back_fail_inv_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_keep_comp_greater_back_fail_repl_pass_incc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_decc_comp_never_back_fail_decw_pass_zero_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_always_back_fail_incc_pass_repl_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_incc_comp_not_equal_back_fail_wrap_pass_keep_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_greater_back_fail_keep_pass_decw_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decc_comp_not_equal_back_fail_incc_pass_decw_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_repl_comp_less_or_equal_back_fail_repl_pass_wrap_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_less_or_equal_back_fail_keep_pass_inv_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_not_equal_back_fail_repl_pass_repl_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_decw_comp_never_back_fail_wrap_pass_wrap_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_zero_comp_less_back_fail_decc_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_greater_back_fail_keep_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_greater_back_fail_decw_pass_decw_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_less_back_fail_zero_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_less_back_fail_keep_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_repl_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_incc_comp_less_or_equal_back_fail_inv_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_not_equal_back_fail_wrap_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_equal_back_fail_repl_pass_inv_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_greater_back_fail_zero_pass_zero_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_decc_comp_less_or_equal_back_fail_decc_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_equal_back_fail_zero_pass_keep_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_wrap_comp_always_back_fail_repl_pass_repl_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decc_comp_never_back_fail_repl_pass_wrap_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_inv_comp_not_equal_back_fail_repl_pass_inv_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_never_back_fail_zero_pass_repl_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_never_back_fail_decw_pass_incc_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_decc_pass_inv_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_repl_comp_never_back_fail_decw_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_equal_back_fail_wrap_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_equal_back_fail_decc_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_repl_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_never_back_fail_keep_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_keep_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_zero_comp_always_back_fail_zero_pass_wrap_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_repl_comp_always_back_fail_decw_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_not_equal_back_fail_decw_pass_inv_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_inv_comp_equal_back_fail_zero_pass_wrap_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_equal_back_fail_decc_pass_wrap_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_decw_comp_never_back_fail_inv_pass_decw_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_keep_comp_less_back_fail_wrap_pass_decc_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_zero_comp_never_back_fail_inv_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_incc_comp_never_back_fail_incc_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_keep_comp_less_or_equal_back_fail_keep_pass_keep_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decw_comp_not_equal_back_fail_repl_pass_decw_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_never_back_fail_incc_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_always_back_fail_decw_pass_repl_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_zero_comp_less_or_equal_back_fail_decw_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_less_back_fail_repl_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_inv_comp_equal_back_fail_zero_pass_zero_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_decc_comp_less_back_fail_inv_pass_decw_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_keep_comp_not_equal_back_fail_incc_pass_zero_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_never_back_fail_keep_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_less_or_equal_back_fail_zero_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_not_equal_back_fail_wrap_pass_keep_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_incc_pass_decc_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_equal_back_fail_incc_pass_keep_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decw_comp_always_back_fail_incc_pass_keep_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_zero_comp_always_back_fail_repl_pass_repl_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_wrap_comp_less_or_equal_back_fail_wrap_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_incc_dfail_decw_comp_always_back_fail_zero_pass_incc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_keep_comp_equal_back_fail_keep_pass_incc_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_greater_back_fail_inv_pass_keep_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_repl_comp_equal_back_fail_decw_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_less_or_equal_back_fail_repl_pass_decw_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decw_comp_less_or_equal_back_fail_decw_pass_zero_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decc_dfail_inv_comp_greater_back_fail_decw_pass_zero_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_zero_pass_decc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_repl_comp_never_back_fail_decc_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_wrap_comp_never_back_fail_incc_pass_keep_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_zero_comp_always_back_fail_wrap_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_always_back_fail_incc_pass_decc_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_inv_comp_greater_back_fail_repl_pass_inv_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_less_back_fail_decw_pass_incc_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_decw_comp_always_back_fail_zero_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_not_equal_back_fail_repl_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_keep_comp_equal_back_fail_inv_pass_zero_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_never_back_fail_repl_pass_inv_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_repl_comp_less_or_equal_back_fail_decc_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_keep_comp_less_back_fail_inv_pass_zero_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_decw_comp_greater_or_equal_back_fail_zero_pass_repl_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_repl_comp_always_back_fail_keep_pass_wrap_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_repl_comp_less_back_fail_wrap_pass_zero_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_equal_back_fail_decc_pass_decw_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_less_back_fail_inv_pass_decw_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_decw_comp_less_back_fail_decw_pass_decc_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_greater_back_fail_repl_pass_wrap_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_incc_comp_greater_or_equal_back_fail_wrap_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_greater_or_equal_back_fail_zero_pass_incc_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_incc_dfail_incc_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_repl_comp_less_back_fail_inv_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_equal_back_fail_decw_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_incc_dfail_repl_comp_never_back_fail_incc_pass_keep_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_decc_comp_less_or_equal_back_fail_wrap_pass_incc_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_keep_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_never_back_fail_decw_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_greater_back_fail_decc_pass_inv_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_decc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_inv_comp_less_back_fail_zero_pass_inv_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_always_back_fail_inv_pass_keep_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_repl_comp_greater_back_fail_incc_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_not_equal_back_fail_wrap_pass_wrap_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_always_back_fail_zero_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_always_back_fail_decw_pass_decw_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_keep_comp_equal_back_fail_repl_pass_wrap_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_keep_comp_never_back_fail_decw_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_less_or_equal_back_fail_repl_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_always_back_fail_decw_pass_incc_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_always_back_fail_keep_pass_decw_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_inv_comp_greater_back_fail_incc_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_never_back_fail_repl_pass_inv_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_never_back_fail_incc_pass_wrap_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_incc_comp_less_or_equal_back_fail_keep_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_inv_comp_greater_back_fail_wrap_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decc_comp_less_back_fail_inv_pass_zero_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_zero_comp_less_back_fail_decc_pass_incc_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_repl_comp_greater_or_equal_back_fail_decw_pass_repl_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_wrap_pass_keep_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_keep_pass_decc_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_less_or_equal_back_fail_repl_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_incc_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_always_back_fail_keep_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_zero_comp_greater_back_fail_incc_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_inv_comp_never_back_fail_wrap_pass_decw_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_wrap_comp_less_back_fail_wrap_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_greater_back_fail_repl_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_equal_back_fail_repl_pass_incc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_wrap_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_repl_comp_less_or_equal_back_fail_incc_pass_incc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_inv_comp_less_back_fail_wrap_pass_decc_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_decw_comp_equal_back_fail_inv_pass_inv_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_always_back_fail_zero_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_decw_comp_greater_back_fail_repl_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decw_comp_always_back_fail_keep_pass_decc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_keep_comp_never_back_fail_inv_pass_repl_dfail_decw_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_wrap_comp_equal_back_fail_zero_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_wrap_comp_never_back_fail_repl_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_less_back_fail_inv_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_keep_dfail_inv_comp_never_back_fail_decc_pass_inv_dfail_decw_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_keep_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_never_back_fail_incc_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decw_comp_not_equal_back_fail_decw_pass_decw_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_incc_comp_greater_back_fail_inv_pass_wrap_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_never_back_fail_zero_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_wrap_comp_greater_back_fail_incc_pass_wrap_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_wrap_comp_greater_back_fail_keep_pass_repl_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_decw_comp_less_or_equal_back_fail_wrap_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_not_equal_back_fail_inv_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_inv_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_less_back_fail_repl_pass_wrap_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_keep_comp_less_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_never_back_fail_decw_pass_incc_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_decc_comp_always_back_fail_decc_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_incc_comp_never_back_fail_incc_pass_wrap_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_decc_pass_wrap_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_zero_comp_equal_back_fail_inv_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_decc_comp_less_or_equal_back_fail_incc_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_incc_comp_not_equal_back_fail_incc_pass_decw_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_decc_comp_less_or_equal_back_fail_inv_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_zero_comp_less_or_equal_back_fail_zero_pass_incc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_always_back_fail_decc_pass_inv_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_repl_comp_never_back_fail_repl_pass_incc_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_always_back_fail_inv_pass_inv_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_repl_comp_equal_back_fail_decc_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_incc_comp_greater_or_equal_back_fail_decw_pass_zero_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_keep_comp_always_back_fail_decc_pass_repl_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_zero_comp_not_equal_back_fail_wrap_pass_inv_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_never_back_fail_keep_pass_repl_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_incc_comp_always_back_fail_zero_pass_decw_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_greater_back_fail_repl_pass_incc_dfail_decc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_zero_comp_less_back_fail_decw_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_decc_comp_greater_back_fail_inv_pass_keep_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_incc_comp_less_or_equal_back_fail_repl_pass_incc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_zero_comp_always_back_fail_decw_pass_wrap_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_keep_comp_greater_or_equal_back_fail_zero_pass_inv_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_less_or_equal_back_fail_wrap_pass_decc_dfail_keep_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_wrap_comp_greater_back_fail_repl_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_zero_comp_equal_back_fail_incc_pass_keep_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_incc_comp_never_back_fail_repl_pass_repl_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_repl_comp_greater_back_fail_wrap_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_less_or_equal_back_fail_keep_pass_zero_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_equal_back_fail_wrap_pass_decw_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_inv_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_repl_comp_equal_back_fail_decw_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_keep_comp_never_back_fail_repl_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_keep_comp_not_equal_back_fail_decw_pass_decc_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_repl_comp_greater_back_fail_decc_pass_decc_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_decw_comp_less_or_equal_back_fail_decw_pass_repl_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_decw_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_incc_comp_less_or_equal_back_fail_decw_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_greater_back_fail_inv_pass_keep_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_not_equal_back_fail_decw_pass_incc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_incc_comp_less_back_fail_incc_pass_inv_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_repl_comp_always_back_fail_repl_pass_incc_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_equal_back_fail_wrap_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_decw_comp_never_back_fail_decc_pass_decc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_repl_comp_less_back_fail_zero_pass_decw_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_not_equal_back_fail_repl_pass_zero_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_decc_comp_greater_or_equal_back_fail_decc_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_incc_comp_greater_back_fail_wrap_pass_repl_dfail_decc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_inv_comp_equal_back_fail_decw_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decc_pass_zero_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_less_back_fail_decc_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_wrap_comp_less_or_equal_back_fail_incc_pass_decc_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_incc_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_less_back_fail_incc_pass_decw_dfail_incc_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_inv_comp_less_back_fail_inv_pass_decw_dfail_decc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_inv_comp_greater_or_equal_back_fail_keep_pass_zero_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_decw_comp_not_equal_back_fail_incc_pass_decc_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_never_back_fail_incc_pass_incc_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_zero_comp_less_or_equal_back_fail_repl_pass_decc_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_greater_back_fail_decc_pass_zero_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_greater_back_fail_repl_pass_inv_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_wrap_comp_always_back_fail_repl_pass_zero_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_incc_comp_greater_back_fail_repl_pass_inv_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_wrap_comp_always_back_fail_wrap_pass_inv_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_greater_or_equal_back_fail_inv_pass_decc_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_repl_comp_always_back_fail_zero_pass_decw_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_inv_comp_always_back_fail_repl_pass_repl_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_greater_back_fail_zero_pass_zero_dfail_inv_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_zero_comp_not_equal_back_fail_keep_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_never_back_fail_wrap_pass_keep_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_repl_comp_equal_back_fail_zero_pass_repl_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_keep_dfail_keep_comp_equal_back_fail_keep_pass_wrap_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_never_back_fail_decc_pass_keep_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_equal_back_fail_wrap_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_repl_dfail_incc_comp_equal_back_fail_inv_pass_decc_dfail_inv_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_keep_comp_always_back_fail_zero_pass_repl_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decw_comp_not_equal_back_fail_wrap_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_repl_comp_always_back_fail_decc_pass_inv_dfail_decw_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_zero_comp_never_back_fail_decc_pass_decc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_wrap_comp_never_back_fail_inv_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_incc_comp_equal_back_fail_repl_pass_keep_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_keep_comp_equal_back_fail_repl_pass_zero_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_zero_comp_greater_or_equal_back_fail_zero_pass_decw_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_keep_comp_never_back_fail_keep_pass_inv_dfail_zero_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_keep_comp_greater_back_fail_wrap_pass_zero_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_inv_comp_less_or_equal_back_fail_repl_pass_repl_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_less_or_equal_back_fail_decw_pass_inv_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_decc_comp_greater_back_fail_wrap_pass_wrap_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_decw_comp_greater_back_fail_inv_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_never_back_fail_decw_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_wrap_comp_equal_back_fail_zero_pass_decw_dfail_repl_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decw_pass_incc_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_zero_dfail_incc_comp_never_back_fail_incc_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_incc_comp_not_equal_back_fail_decc_pass_zero_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_decc_comp_greater_back_fail_decc_pass_incc_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decw_comp_equal_back_fail_zero_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_decw_comp_equal_back_fail_decw_pass_decc_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decw_dfail_wrap_comp_less_back_fail_wrap_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_wrap_comp_never_back_fail_incc_pass_decw_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_zero_dfail_wrap_comp_always_back_fail_keep_pass_wrap_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_incc_comp_always_back_fail_inv_pass_zero_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_inv_dfail_zero_comp_not_equal_back_fail_repl_pass_keep_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_inv_comp_never_back_fail_inv_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_never_back_fail_inv_pass_wrap_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_zero_dfail_decw_comp_greater_back_fail_decw_pass_decc_dfail_decc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_zero_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_less_back_fail_decc_pass_repl_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_inv_comp_not_equal_back_fail_repl_pass_incc_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_repl_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_zero_comp_equal_back_fail_zero_pass_zero_dfail_repl_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_zero_comp_greater_back_fail_repl_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decc_comp_equal_back_fail_decc_pass_repl_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_decc_comp_greater_back_fail_wrap_pass_wrap_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_always_back_fail_decw_pass_decc_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_zero_comp_never_back_fail_keep_pass_decw_dfail_wrap_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_never_back_fail_decw_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decw_dfail_zero_comp_equal_back_fail_decw_pass_inv_dfail_incc_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_zero_dfail_zero_comp_never_back_fail_repl_pass_decw_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_always_back_fail_zero_pass_zero_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_inv_comp_not_equal_back_fail_decc_pass_incc_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_zero_dfail_wrap_comp_not_equal_back_fail_wrap_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_keep_comp_less_back_fail_incc_pass_zero_dfail_wrap_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_decc_comp_always_back_fail_repl_pass_keep_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_keep_dfail_decc_comp_equal_back_fail_wrap_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_greater_back_fail_zero_pass_keep_dfail_decc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_decc_comp_always_back_fail_decw_pass_incc_dfail_zero_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_equal_back_fail_incc_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_zero_dfail_wrap_comp_less_back_fail_decw_pass_incc_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_zero_comp_equal_back_fail_repl_pass_zero_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_incc_dfail_keep_comp_always_back_fail_wrap_pass_wrap_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decw_dfail_decc_comp_always_back_fail_zero_pass_incc_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_inv_dfail_incc_comp_less_or_equal_back_fail_inv_pass_decw_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_decw_comp_greater_back_fail_decw_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_keep_dfail_decw_comp_equal_back_fail_decc_pass_incc_dfail_decw_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decc_dfail_repl_comp_greater_or_equal_back_fail_incc_pass_keep_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_inv_comp_less_or_equal_back_fail_decw_pass_decc_dfail_repl_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_zero_comp_less_back_fail_decw_pass_repl_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_inv_comp_never_back_fail_decw_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_wrap_comp_less_or_equal_back_fail_keep_pass_inv_dfail_inv_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_inv_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_wrap_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_incc_comp_equal_back_fail_zero_pass_inv_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_wrap_comp_equal_back_fail_incc_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_inv_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_wrap_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_keep_dfail_repl_comp_equal_back_fail_incc_pass_incc_dfail_inv_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_keep_comp_not_equal_back_fail_keep_pass_keep_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_wrap_comp_greater_back_fail_wrap_pass_repl_dfail_keep_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decw_dfail_incc_comp_less_or_equal_back_fail_keep_pass_decw_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_keep_dfail_decw_comp_less_or_equal_back_fail_decc_pass_decw_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_decc_comp_not_equal_back_fail_inv_pass_keep_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_incc_comp_greater_back_fail_decc_pass_decc_dfail_decc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_incc_dfail_repl_comp_greater_back_fail_keep_pass_repl_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_greater_or_equal_back_fail_repl_pass_incc_dfail_repl_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_wrap_comp_greater_or_equal_back_fail_repl_pass_decc_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_decc_pass_decc_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_inv_dfail_decw_comp_less_or_equal_back_fail_keep_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_repl_dfail_incc_comp_not_equal_back_fail_keep_pass_inv_dfail_decw_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_inv_dfail_zero_comp_not_equal_back_fail_decw_pass_repl_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_zero_comp_less_back_fail_repl_pass_inv_dfail_zero_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_wrap_dfail_keep_comp_equal_back_fail_zero_pass_decw_dfail_zero_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_keep_comp_never_back_fail_keep_pass_wrap_dfail_keep_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_incc_dfail_repl_comp_not_equal_back_fail_keep_pass_repl_dfail_keep_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_less_back_fail_incc_pass_incc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_zero_comp_always_back_fail_keep_pass_decw_dfail_keep_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_repl_comp_less_back_fail_decw_pass_zero_dfail_zero_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_keep_comp_less_or_equal_back_fail_incc_pass_inv_dfail_repl_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_inv_dfail_wrap_comp_greater_or_equal_back_fail_inv_pass_wrap_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_inv_comp_not_equal_back_fail_wrap_pass_inv_dfail_wrap_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_equal_back_fail_repl_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_greater_back_fail_incc_pass_decc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_wrap_pass_zero_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_less_or_equal_back_fail_wrap_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_inv_comp_greater_back_fail_incc_pass_inv_dfail_incc_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_decc_dfail_incc_comp_always_back_fail_keep_pass_decw_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_decc_dfail_incc_comp_equal_back_fail_decc_pass_decc_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_incc_comp_less_back_fail_repl_pass_decc_dfail_incc_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_wrap_dfail_wrap_comp_less_back_fail_incc_pass_repl_dfail_incc_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_zero_comp_equal_back_fail_inv_pass_wrap_dfail_wrap_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_inv_comp_less_back_fail_wrap_pass_zero_dfail_zero_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_decw_dfail_repl_comp_always_back_fail_wrap_pass_wrap_dfail_inv_comp_less
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_keep_dfail_inv_comp_not_equal_back_fail_zero_pass_decw_dfail_repl_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_decw_comp_equal_back_fail_repl_pass_keep_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_zero_dfail_incc_comp_always_back_fail_wrap_pass_wrap_dfail_decw_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_decc_comp_always_back_fail_wrap_pass_zero_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_decc_dfail_repl_comp_not_equal_back_fail_decc_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_decc_comp_always_back_fail_incc_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_repl_dfail_decw_comp_never_back_fail_inv_pass_repl_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_zero_dfail_decc_comp_greater_back_fail_repl_pass_repl_dfail_decw_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_repl_comp_not_equal_back_fail_decw_pass_zero_dfail_decc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_keep_dfail_keep_comp_less_or_equal_back_fail_inv_pass_decc_dfail_repl_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_inv_dfail_decc_comp_always_back_fail_wrap_pass_keep_dfail_keep_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_zero_pass_wrap_dfail_keep_comp_greater_back_fail_decc_pass_inv_dfail_decc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_incc_comp_greater_back_fail_zero_pass_wrap_dfail_keep_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_repl_dfail_inv_comp_greater_back_fail_repl_pass_wrap_dfail_incc_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_wrap_dfail_zero_comp_never_back_fail_wrap_pass_repl_dfail_inv_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_repl_dfail_zero_comp_less_or_equal_back_fail_incc_pass_wrap_dfail_zero_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_decw_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_repl_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_wrap_dfail_keep_comp_always_back_fail_decw_pass_decw_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_wrap_dfail_incc_comp_always_back_fail_decw_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_repl_dfail_wrap_comp_never_back_fail_wrap_pass_wrap_dfail_incc_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decw_pass_incc_dfail_zero_comp_less_or_equal_back_fail_inv_pass_repl_dfail_wrap_comp_never
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_incc_dfail_repl_comp_equal_back_fail_decw_pass_incc_dfail_zero_comp_less_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_wrap_pass_decc_dfail_wrap_comp_greater_back_fail_decc_pass_incc_dfail_repl_comp_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decw_dfail_keep_comp_always_back_fail_wrap_pass_decc_dfail_wrap_comp_greater
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_incc_pass_inv_dfail_incc_comp_not_equal_back_fail_keep_pass_decw_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_repl_dfail_inv_comp_greater_or_equal_back_fail_incc_pass_inv_dfail_incc_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_repl_pass_wrap_dfail_keep_comp_always_back_fail_keep_pass_repl_dfail_inv_comp_greater_or_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_inv_pass_decc_dfail_inv_comp_not_equal_back_fail_repl_pass_wrap_dfail_keep_comp_always
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_keep_pass_decc_dfail_zero_comp_less_back_fail_inv_pass_decc_dfail_inv_comp_not_equal
-dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.front_fail_decc_pass_repl_dfail_keep_comp_less_back_fail_keep_pass_decc_dfail_zero_comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d16_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d24_unorm_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_keep.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_zero.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_repl.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_incc.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decc.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_inv.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_wrap.pass_decw.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_keep.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_zero.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_repl.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_incc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decc.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_inv.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_wrap.dfail_decw.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_keep.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_zero.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_repl.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_incc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decc.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_inv.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_wrap.comp_always
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_never
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_less
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_less_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_greater
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_not_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_greater_or_equal
+dEQP-VK.pipeline.stencil.format.d32_sfloat_s8_uint.states.fail_decw.pass_decw.dfail_decw.comp_always
 dEQP-VK.pipeline.blend.format.r4g4_unorm_pack8.states.color_dc_sas_rsub_alpha_1mdc_1msc_sub-color_1msa_1msc_add_alpha_ca_da_min-color_1msc_da_sub_alpha_1mca_ca_sub-color_o_1mda_max_alpha_sa_dc_min
 dEQP-VK.pipeline.blend.format.r4g4_unorm_pack8.states.color_sas_1mda_rsub_alpha_1mda_1mcc_sub-color_1mda_1mca_min_alpha_o_cc_min-color_1mdc_da_min_alpha_1mda_da_min-color_sas_1msa_max_alpha_sas_o_min
 dEQP-VK.pipeline.blend.format.r4g4_unorm_pack8.states.color_ca_1mcc_rsub_alpha_sa_1msc_rsub-color_1mca_ca_rsub_alpha_1msc_da_rsub-color_1mcc_1mdc_sub_alpha_z_da_sub-color_sc_dc_add_alpha_1mdc_1msa_min
@@ -57390,1128 +58670,1128 @@ dEQP-VK.pipeline.multisample.alpha_to_coverage.samples_32.alpha_invisible
 dEQP-VK.pipeline.multisample.alpha_to_coverage.samples_64.alpha_opaque
 dEQP-VK.pipeline.multisample.alpha_to_coverage.samples_64.alpha_translucent
 dEQP-VK.pipeline.multisample.alpha_to_coverage.samples_64.alpha_invisible
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r8_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r8_snorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.uint_as_r8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.uint_as_r8_uint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.int_as_r8_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.int_as_r8_sint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r8g8_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r8g8_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r8g8_snorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r8g8_snorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec2_as_r8g8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec2_as_r8g8_uint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec2_as_r8g8_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec2_as_r8g8_sint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r8g8b8a8_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r8g8b8a8_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r8g8b8a8_snorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r8g8b8a8_snorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec4_as_r8g8b8a8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec4_as_r8g8b8a8_uint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec4_as_r8g8b8a8_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec4_as_r8g8b8a8_sint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_b8g8r8a8_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_b8g8r8a8_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r16_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r16_snorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.uint_as_r16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.uint_as_r16_uint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.int_as_r16_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.int_as_r16_sint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r16_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r16g16_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r16g16_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r16g16_snorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r16g16_snorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec2_as_r16g16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec2_as_r16g16_uint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec2_as_r16g16_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec2_as_r16g16_sint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r16g16_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r16g16_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r16g16b16a16_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r16g16b16a16_unorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r16g16b16a16_snorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r16g16b16a16_snorm_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec4_as_r16g16b16a16_uint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec4_as_r16g16b16a16_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec4_as_r16g16b16a16_sint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r16g16b16a16_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r16g16b16a16_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.uint_as_r32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.uint_as_r32_uint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.int_as_r32_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.int_as_r32_sint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r32_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec2_as_r32g32_uint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec2_as_r32g32_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec2_as_r32g32_sint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r32g32_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r32g32_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec3_as_r32g32b32_uint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec3_as_r32g32b32_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec3_as_r32g32b32_sint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r32g32b32_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r32g32b32_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.uvec4_as_r32g32b32a32_uint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec4_as_r32g32b32a32_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.ivec4_as_r32g32b32a32_sint_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r32g32b32a32_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r32g32b32a32_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r8g8_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r8g8_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r8g8_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r8g8_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r8g8_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r8g8_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r8g8_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r8g8_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r16_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r16_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r16_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r16_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r8g8b8_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r8g8b8_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r8g8b8_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r8g8b8_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r8g8b8_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r8g8b8_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r8g8b8_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r8g8b8_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_b8g8r8_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_b8g8r8_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_b8g8r8_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_b8g8r8_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_b8g8r8_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_b8g8r8_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_b8g8r8_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_b8g8r8_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r8g8b8a8_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r8g8b8a8_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r8g8b8a8_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r8g8b8a8_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r8g8b8a8_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r8g8b8a8_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r8g8b8a8_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r8g8b8a8_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_b8g8r8a8_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_b8g8r8a8_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_b8g8r8a8_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_b8g8r8a8_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_b8g8r8a8_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_b8g8r8a8_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_b8g8r8a8_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_b8g8r8a8_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r16g16_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r16g16_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r16g16_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r16g16_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r16g16_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r16g16_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r16g16_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r16g16_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r16g16b16_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r16g16b16_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r16g16b16_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r16g16b16_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r16g16b16_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r16g16b16_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r16g16b16_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r16g16b16_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r16g16b16a16_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r16g16b16a16_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r16g16b16a16_uscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r16g16b16a16_uscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r16g16b16a16_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r16g16b16a16_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r16g16b16a16_sscaled_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r16g16b16a16_sscaled_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.float_as_r8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r8g8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec2_as_r8g8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r8g8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat2_as_r8g8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r8g8b8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_r8g8b8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r8g8b8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_r8g8b8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_b8g8r8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec3_as_b8g8r8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_b8g8r8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat3_as_b8g8r8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r8g8b8a8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_r8g8b8a8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r8g8b8a8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_r8g8b8a8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_b8g8r8a8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.vec4_as_b8g8r8a8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_b8g8r8a8_srgb_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.mat4_as_b8g8r8a8_srgb_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.double_as_r64_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.double_as_r64_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.dvec2_as_r64g64_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.dvec2_as_r64g64_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.dmat2_as_r64g64_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.dmat2_as_r64g64_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.dvec3_as_r64g64b64_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.dvec3_as_r64g64b64_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.dmat3_as_r64g64b64_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.dmat3_as_r64g64b64_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.dvec4_as_r64g64b64a64_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.dvec4_as_r64g64b64a64_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.single_attribute.dmat4_as_r64g64b64a64_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.single_attribute.dmat4_as_r64g64b64a64_sfloat_rate_instance
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec2_as_r16g16_sint_rate_instance-ivec3_as_r32g32b32_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-ivec4_as_r32g32b32a32_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r32g32_sint_rate_instance-uint_as_r8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r16g16_sint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-ivec2_as_r16g16_sint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-ivec2_as_r32g32_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r16g16_sint_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-ivec2_as_r16g16_sint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-ivec4_as_r8g8b8a8_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uint_as_r8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec2_as_r8g8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-float_as_r8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-uint_as_r16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-float_as_r8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-vec2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec2_as_r8g8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uint_as_r16_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uint_as_r32_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uint_as_r8_uint_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uint_as_r16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-uint_as_r8_uint_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uint_as_r8_uint_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-float_as_r16_unorm_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-float_as_r32_sfloat_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-float_as_r16_unorm_rate_instance-vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-float_as_r16_snorm_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-float_as_r8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-float_as_r32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-vec2_as_r16g16_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r8_sint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-vec4_as_r8g8b8a8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-mat2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r16_sint_rate_vertex-mat2_as_r8g8_unorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int_as_r32_sint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-ivec4_as_r32g32b32a32_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uint_as_r32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec2_as_r16g16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-float_as_r16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-uint_as_r32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-vec2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uint_as_r16_uint_rate_instance-uvec2_as_r16g16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uint_as_r8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uint_as_r16_uint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uint_as_r16_uint_rate_instance-float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uint_as_r16_uint_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uint_as_r32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uint_as_r32_uint_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uint_as_r8_uint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uint_as_r16_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-float_as_r8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-vec2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-float_as_r16_sfloat_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-float_as_r32_sfloat_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-float_as_r16_snorm_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-float_as_r8_snorm_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-float_as_r16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-float_as_r8_snorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r16g16_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-vec4_as_r16g16b16a16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-vec4_as_r16g16b16a16_snorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r8g8_sint_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2_as_r32g32_sint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uint_as_r16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-uvec4_as_r8g8b8a8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec2_as_r16g16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec4_as_r8g8b8a8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r8_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r8_uint_rate_instance-vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r16_uint_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r8_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-float_as_r16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r16_sfloat_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r16_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r16_sfloat_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r32_sfloat_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r16_snorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-mat2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3_as_r32g32b32_sint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uint_as_r16_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uint_as_r8_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uint_as_r32_uint_rate_instance-float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uint_as_r32_uint_rate_instance-vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uint_as_r16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uint_as_r16_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uint_as_r8_uint_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uint_as_r16_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-float_as_r8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-float_as_r16_snorm_rate_instance-vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-float_as_r8_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-float_as_r16_unorm_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-float_as_r16_unorm_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-float_as_r8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-float_as_r16_snorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-vec4_as_r32g32b32a32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-mat2_as_r16g16_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-mat2_as_r16g16_sfloat_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-float_as_r32_sfloat_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-float_as_r16_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-float_as_r8_unorm_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-float_as_r32_sfloat_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-float_as_r8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-float_as_r32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-vec2_as_r16g16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r8_uint_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r32_uint_rate_vertex-mat2_as_r8g8_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-mat2_as_r32g32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint_as_r16_uint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r8g8b8a8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-float_as_r32_sfloat_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-float_as_r8_unorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-float_as_r16_unorm_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-float_as_r8_unorm_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-float_as_r8_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-float_as_r16_unorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-vec4_as_r16g16b16a16_sfloat_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-vec4_as_r8g8b8a8_unorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r8g8_uint_rate_vertex-mat2_as_r32g32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r16g16_uint_rate_vertex-mat2_as_r32g32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2_as_r32g32_uint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r16_snorm_rate_instance-vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r16_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r16_snorm_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r16_sfloat_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r8_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r16_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec2_as_r16g16_snorm_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec4_as_r16g16b16a16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec4_as_r16g16b16a16_snorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-mat2_as_r8g8_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3_as_r32g32b32_uint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-float_as_r16_unorm_rate_instance-vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-float_as_r16_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-float_as_r8_unorm_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r16g16b16a16_uint_rate_vertex-float_as_r32_sfloat_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-float_as_r32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r16g16b16a16_uint_rate_vertex-float_as_r16_snorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec2_as_r16g16_snorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r16g16b16a16_uint_rate_vertex-vec4_as_r8g8b8a8_unorm_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec4_as_r32g32b32a32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r16g16b16a16_uint_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4_as_r16g16b16a16_uint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r8_snorm_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r8_snorm_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r8_unorm_rate_vertex-vec2_as_r16g16_snorm_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r8_unorm_rate_vertex-vec2_as_r16g16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r8_snorm_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r16_unorm_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r8_snorm_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r16_sfloat_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r16_snorm_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r32_sfloat_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r8_snorm_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r16_snorm_rate_vertex-vec4_as_r8g8b8a8_unorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r16_snorm_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r32_sfloat_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float_as_r16_sfloat_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2_as_r16g16_sfloat_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2_as_r8g8_unorm_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2_as_r16g16_snorm_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2_as_r32g32_sfloat_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2_as_r32g32_sfloat_rate_vertex-vec4_as_r32g32b32a32_sfloat_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2_as_r32g32_sfloat_rate_vertex-vec4_as_r32g32b32a32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2_as_r8g8_unorm_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2_as_r32g32_sfloat_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2_as_r16g16_unorm_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2_as_r8g8_unorm_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-vec4_as_r16g16b16a16_sfloat_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-vec4_as_r32g32b32a32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec4_as_r8g8b8a8_snorm_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec4_as_r16g16b16a16_sfloat_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec4_as_r16g16b16a16_snorm_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.mat2_as_r16g16_unorm_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec2_as_r16g16_sint_rate_instance-ivec3_as_r32g32b32_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-ivec4_as_r32g32b32a32_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r32g32_sint_rate_instance-uint_as_r8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r16g16_sint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-ivec2_as_r16g16_sint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-ivec2_as_r32g32_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r16g16_sint_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec2_as_r8g8_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-ivec2_as_r16g16_sint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-ivec4_as_r8g8b8a8_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uint_as_r8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec2_as_r8g8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-float_as_r8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-uint_as_r16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-float_as_r8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-vec2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec2_as_r8g8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uint_as_r16_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uint_as_r32_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uint_as_r8_uint_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uint_as_r16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-uint_as_r8_uint_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uint_as_r8_uint_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-float_as_r16_unorm_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-float_as_r32_sfloat_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-float_as_r16_unorm_rate_instance-vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-float_as_r16_snorm_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-float_as_r8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-float_as_r32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-vec2_as_r16g16_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r8_sint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-vec4_as_r8g8b8a8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-mat2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r16_sint_rate_vertex-mat2_as_r8g8_unorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int_as_r32_sint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-ivec4_as_r32g32b32a32_sint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uint_as_r32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec2_as_r16g16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-float_as_r16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec3_as_r32g32b32_sint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-uint_as_r32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-vec2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uint_as_r16_uint_rate_instance-uvec2_as_r16g16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uint_as_r8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uint_as_r16_uint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uint_as_r16_uint_rate_instance-float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uint_as_r16_uint_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uint_as_r32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uint_as_r32_uint_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uint_as_r8_uint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uint_as_r16_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-float_as_r8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-vec2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-float_as_r16_sfloat_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-float_as_r32_sfloat_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-float_as_r16_snorm_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-float_as_r8_snorm_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-float_as_r16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-float_as_r8_snorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r16g16_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-vec4_as_r16g16b16a16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-vec4_as_r16g16b16a16_snorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r8g8_sint_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2_as_r32g32_sint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uint_as_r16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-uvec4_as_r8g8b8a8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r32g32b32a32_sint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r16g16b16a16_sint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-ivec4_as_r8g8b8a8_sint_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec2_as_r16g16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec4_as_r8g8b8a8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r8_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r8_uint_rate_instance-vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r16_uint_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r8_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-float_as_r16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r16_sfloat_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r16_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r16_sfloat_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r32_sfloat_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-float_as_r16_snorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-mat2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3_as_r32g32b32_sint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uint_as_r32_uint_rate_instance-uvec2_as_r32g32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uint_as_r16_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uint_as_r8_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uint_as_r32_uint_rate_instance-float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uint_as_r32_uint_rate_instance-vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uint_as_r16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uint_as_r16_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uint_as_r8_uint_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uint_as_r32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uint_as_r16_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-float_as_r8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r32g32b32a32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-float_as_r16_snorm_rate_instance-vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-float_as_r8_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-float_as_r16_unorm_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-float_as_r16_unorm_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-float_as_r8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-float_as_r16_snorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r32g32b32a32_sint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-vec4_as_r32g32b32a32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-mat2_as_r16g16_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r16g16b16a16_sint_rate_vertex-mat2_as_r16g16_sfloat_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4_as_r8g8b8a8_sint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-uvec3_as_r32g32b32_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r32g32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r8g8_uint_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec2_as_r16g16_uint_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r16g16b16a16_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-float_as_r16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-float_as_r32_sfloat_rate_instance-vec2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-float_as_r16_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-float_as_r8_unorm_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-float_as_r32_sfloat_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-float_as_r8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-float_as_r32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-vec2_as_r16g16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r8_uint_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r32_uint_rate_vertex-mat2_as_r8g8_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-mat2_as_r32g32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint_as_r16_uint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-uvec4_as_r8g8b8a8_uint_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-vec4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-uvec3_as_r32g32b32_uint_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-float_as_r16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-float_as_r32_sfloat_rate_instance-vec2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-float_as_r8_unorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-float_as_r16_unorm_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-float_as_r8_unorm_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-float_as_r8_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-float_as_r16_unorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-vec4_as_r16g16b16a16_sfloat_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-vec4_as_r8g8b8a8_unorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r8g8_uint_rate_vertex-mat2_as_r32g32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r16g16_uint_rate_vertex-mat2_as_r32g32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2_as_r32g32_uint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-float_as_r32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r16g16b16a16_uint_rate_instance-vec2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r8g8b8a8_uint_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-uvec4_as_r32g32b32a32_uint_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r16_snorm_rate_instance-vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r16_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r16_snorm_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r16_sfloat_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r8_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-float_as_r16_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec2_as_r8g8_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-vec4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec2_as_r16g16_snorm_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r8g8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec4_as_r16g16b16a16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-vec4_as_r16g16b16a16_snorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-mat2_as_r8g8_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3_as_r32g32b32_uint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-float_as_r16_unorm_rate_instance-vec2_as_r16g16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-float_as_r16_snorm_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-float_as_r8_unorm_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r16g16b16a16_uint_rate_vertex-float_as_r32_sfloat_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-float_as_r32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r16g16b16a16_uint_rate_vertex-float_as_r16_snorm_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec2_as_r8g8_unorm_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-vec2_as_r16g16_unorm_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec2_as_r16g16_snorm_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r16g16b16a16_uint_rate_vertex-vec4_as_r8g8b8a8_unorm_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec4_as_r32g32b32a32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r8g8b8a8_uint_rate_vertex-vec4_as_r8g8b8a8_snorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r16g16b16a16_uint_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r32g32b32a32_uint_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4_as_r16g16b16a16_uint_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r8_snorm_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-vec3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r8_snorm_rate_vertex-vec2_as_r16g16_sfloat_rate_instance-vec4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r8_unorm_rate_vertex-vec2_as_r16g16_snorm_rate_instance-mat2_as_r32g32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r8_unorm_rate_vertex-vec2_as_r16g16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r8_snorm_rate_vertex-vec2_as_r32g32_sfloat_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r16_unorm_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r8_snorm_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r16_sfloat_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r16_snorm_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r32_sfloat_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat2_as_r8g8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r8_snorm_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r16_snorm_rate_vertex-vec4_as_r8g8b8a8_unorm_rate_instance-mat4_as_r8g8b8a8_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r16_snorm_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r32_sfloat_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float_as_r16_sfloat_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2_as_r16g16_sfloat_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-vec4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2_as_r8g8_unorm_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2_as_r16g16_snorm_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2_as_r32g32_sfloat_rate_vertex-vec3_as_r32g32b32_sfloat_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2_as_r32g32_sfloat_rate_vertex-vec4_as_r32g32b32a32_sfloat_rate_instance-mat2_as_r16g16_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2_as_r32g32_sfloat_rate_vertex-vec4_as_r32g32b32a32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2_as_r8g8_unorm_rate_vertex-vec4_as_r16g16b16a16_unorm_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2_as_r32g32_sfloat_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2_as_r16g16_unorm_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_r32g32b32a32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2_as_r8g8_unorm_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-vec4_as_r16g16b16a16_sfloat_rate_instance-mat2_as_r16g16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-vec4_as_r32g32b32a32_sfloat_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-vec4_as_b8g8r8a8_unorm_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-mat2_as_r16g16_snorm_rate_instance-mat4_as_b8g8r8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3_as_r32g32b32_sfloat_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec4_as_r8g8b8a8_snorm_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat3_as_r32g32b32_sfloat_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec4_as_r16g16b16a16_sfloat_rate_vertex-mat2_as_r16g16_unorm_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec4_as_r16g16b16a16_snorm_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r8g8b8a8_unorm_rate_vertex
-dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.mat2_as_r16g16_unorm_rate_vertex-mat3_as_r32g32b32_sfloat_rate_instance-mat4_as_r16g16b16a16_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.int.as_r8_sint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.int.as_r8_sint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.int.as_r16_sint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.int.as_r16_sint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.int.as_r32_sint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.int.as_r32_sint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec2.as_r8g8_sint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec2.as_r8g8_sint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec2.as_r16g16_sint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec2.as_r16g16_sint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec2.as_r32g32_sint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec2.as_r32g32_sint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec3.as_r32g32b32_sint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec3.as_r32g32b32_sint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec4.as_r8g8b8a8_sint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec4.as_r8g8b8a8_sint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec4.as_r16g16b16a16_sint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec4.as_r16g16b16a16_sint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec4.as_r32g32b32a32_sint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.ivec4.as_r32g32b32a32_sint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.uint.as_r8_uint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.uint.as_r8_uint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.uint.as_r16_uint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.uint.as_r16_uint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.uint.as_r32_uint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.uint.as_r32_uint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec2.as_r8g8_uint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec2.as_r8g8_uint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec2.as_r16g16_uint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec2.as_r16g16_uint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec2.as_r32g32_uint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec2.as_r32g32_uint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec3.as_r32g32b32_uint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec3.as_r32g32b32_uint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec4.as_r8g8b8a8_uint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec4.as_r8g8b8a8_uint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec4.as_r16g16b16a16_uint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec4.as_r16g16b16a16_uint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec4.as_r32g32b32a32_uint_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.uvec4.as_r32g32b32a32_uint_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r8_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r8_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r8_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r8_snorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r16_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r16_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r16_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r16_snorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r16_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r16_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r32_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r32_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r16_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r16_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r16_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r16_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.float.as_r8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r8g8_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r8g8_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r8g8_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r8g8_snorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r16g16_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r16g16_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r16g16_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r16g16_snorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r16g16_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r16g16_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r32g32_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r32g32_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r8g8_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r8g8_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r8g8_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r8g8_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r16g16_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r16g16_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r16g16_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r16g16_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r8g8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec2.as_r8g8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r32g32b32_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r32g32b32_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r8g8b8_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r8g8b8_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r8g8b8_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r8g8b8_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_b8g8r8_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_b8g8r8_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_b8g8r8_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_b8g8r8_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r16g16b16_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r16g16b16_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r16g16b16_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r16g16b16_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r8g8b8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_r8g8b8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_b8g8r8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec3.as_b8g8r8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r8g8b8a8_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r8g8b8a8_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r8g8b8a8_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r8g8b8a8_snorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_b8g8r8a8_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_b8g8r8a8_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r16g16b16a16_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r16g16b16a16_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r16g16b16a16_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r16g16b16a16_snorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r16g16b16a16_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r16g16b16a16_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r32g32b32a32_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r32g32b32a32_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r8g8b8a8_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r8g8b8a8_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r8g8b8a8_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r8g8b8a8_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_b8g8r8a8_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_b8g8r8a8_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_b8g8r8a8_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_b8g8r8a8_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r16g16b16a16_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r16g16b16a16_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r16g16b16a16_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r16g16b16a16_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r8g8b8a8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_r8g8b8a8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_b8g8r8a8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.vec4.as_b8g8r8a8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r8g8_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r8g8_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r8g8_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r8g8_snorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r16g16_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r16g16_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r16g16_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r16g16_snorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r16g16_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r16g16_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r32g32_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r32g32_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r8g8_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r8g8_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r8g8_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r8g8_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r16g16_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r16g16_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r16g16_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r16g16_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r8g8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat2.as_r8g8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r32g32b32_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r32g32b32_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r8g8b8_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r8g8b8_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r8g8b8_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r8g8b8_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_b8g8r8_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_b8g8r8_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_b8g8r8_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_b8g8r8_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r16g16b16_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r16g16b16_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r16g16b16_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r16g16b16_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r8g8b8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_r8g8b8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_b8g8r8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat3.as_b8g8r8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r8g8b8a8_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r8g8b8a8_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r8g8b8a8_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r8g8b8a8_snorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_b8g8r8a8_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_b8g8r8a8_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r16g16b16a16_unorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r16g16b16a16_unorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r16g16b16a16_snorm_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r16g16b16a16_snorm_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r16g16b16a16_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r16g16b16a16_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r32g32b32a32_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r32g32b32a32_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r8g8b8a8_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r8g8b8a8_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r8g8b8a8_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r8g8b8a8_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_b8g8r8a8_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_b8g8r8a8_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_b8g8r8a8_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_b8g8r8a8_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r16g16b16a16_uscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r16g16b16a16_uscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r16g16b16a16_sscaled_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r16g16b16a16_sscaled_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r8g8b8a8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_r8g8b8a8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_b8g8r8a8_srgb_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.mat4.as_b8g8r8a8_srgb_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.double.as_r64_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.double.as_r64_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.dvec2.as_r64g64_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.dvec2.as_r64g64_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.dvec3.as_r64g64b64_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.dvec3.as_r64g64b64_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.dvec4.as_r64g64b64a64_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.dvec4.as_r64g64b64a64_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.dmat2.as_r64g64_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.dmat2.as_r64g64_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.dmat3.as_r64g64b64_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.dmat3.as_r64g64b64_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.single_attribute.dmat4.as_r64g64b64a64_sfloat_rate_vertex
+dEQP-VK.pipeline.vertex_input.single_attribute.dmat4.as_r64g64b64a64_sfloat_rate_instance
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.ivec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.ivec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.ivec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.ivec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uint.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uint.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uint.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uint.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uint.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uint.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uint.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uint.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uint.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uint.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.int.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.ivec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.ivec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uint.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uint.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uint.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uint.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uint.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uint.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uint.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uint.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uint.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uint.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec2.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.ivec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uint.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uint.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uint.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uint.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uint.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uint.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uint.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uint.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uint.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uint.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec3.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uint.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uint.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uint.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uint.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uint.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uint.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uint.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uint.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uint.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uint.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.ivec4.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uint.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec2.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec3.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.uvec4.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.float.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec2.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec3.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec4.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec4.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.vec4.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_one.attributes.mat2.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.ivec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.ivec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.ivec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.ivec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uint.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uint.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uint.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uint.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uint.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uint.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uint.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uint.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uint.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uint.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.int.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.ivec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.ivec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uint.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uint.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uint.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uint.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uint.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uint.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uint.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uint.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uint.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uint.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec2.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.uint
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.ivec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uint.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uint.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uint.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uint.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uint.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uint.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uint.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uint.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uint.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uint.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec3.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uint.uvec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uint.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uint.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uint.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uint.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uint.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uint.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uint.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uint.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uint.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.ivec4.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec2.uvec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec2.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec2.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec2.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uint.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec3.uvec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec3.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec3.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec3.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec2.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.uvec4.float
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.uvec4.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.uvec4.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.uvec4.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.uvec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.uvec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.uvec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec3.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.float.vec2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.float.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.float.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.float.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.float.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.float.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.uvec4.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec2.vec3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec2.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec2.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.float.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2.vec3.vec4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2.vec3.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2.vec3.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2.vec3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec2.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3.vec4.mat2
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3.vec4.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3.vec4.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec3.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec4.mat2.mat3
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec4.mat2.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.vec4.mat3.mat4
+dEQP-VK.pipeline.vertex_input.multiple_attributes.binding_one_to_many.attributes.mat2.mat3.mat4
 dEQP-VK.pipeline.input_assembly.primitive_topology.point_list
 dEQP-VK.pipeline.input_assembly.primitive_topology.line_list
 dEQP-VK.pipeline.input_assembly.primitive_topology.line_strip
@@ -64370,7 +65650,6 @@ dEQP-VK.binding_model.shader_access.secondary_cmd_buf.storage_buffer_dynamic.ver
 dEQP-VK.binding_model.shader_access.secondary_cmd_buf.storage_buffer_dynamic.vertex_fragment.descriptor_array.offset_view_zero_dynamic_nonzero
 dEQP-VK.binding_model.shader_access.secondary_cmd_buf.storage_buffer_dynamic.vertex_fragment.descriptor_array.offset_view_nonzero_dynamic_zero
 dEQP-VK.binding_model.shader_access.secondary_cmd_buf.storage_buffer_dynamic.vertex_fragment.descriptor_array.offset_view_nonzero_dynamic_nonzero
-dEQP-VK.spirv_assembly.instruction.compute.opnop.all
 dEQP-VK.spirv_assembly.instruction.compute.opline.all
 dEQP-VK.spirv_assembly.instruction.compute.opnoline.all
 dEQP-VK.spirv_assembly.instruction.compute.opconstantnull.bool
@@ -79145,264 +80424,264 @@ dEQP-VK.renderpass.suballocation.attachment_allocation.grow_shrink.96
 dEQP-VK.renderpass.suballocation.attachment_allocation.grow_shrink.97
 dEQP-VK.renderpass.suballocation.attachment_allocation.grow_shrink.98
 dEQP-VK.renderpass.suballocation.attachment_allocation.grow_shrink.99
-dEQP-VK.ubo.2_level_array.std140.float_vertex
-dEQP-VK.ubo.2_level_array.std140.float_fragment
-dEQP-VK.ubo.2_level_array.std140.float_both
-dEQP-VK.ubo.2_level_array.std140.vec2_vertex
-dEQP-VK.ubo.2_level_array.std140.vec2_fragment
-dEQP-VK.ubo.2_level_array.std140.vec2_both
-dEQP-VK.ubo.2_level_array.std140.vec3_vertex
-dEQP-VK.ubo.2_level_array.std140.vec3_fragment
-dEQP-VK.ubo.2_level_array.std140.vec3_both
-dEQP-VK.ubo.2_level_array.std140.vec4_vertex
-dEQP-VK.ubo.2_level_array.std140.vec4_fragment
-dEQP-VK.ubo.2_level_array.std140.vec4_both
-dEQP-VK.ubo.2_level_array.std140.int_vertex
-dEQP-VK.ubo.2_level_array.std140.int_fragment
-dEQP-VK.ubo.2_level_array.std140.int_both
-dEQP-VK.ubo.2_level_array.std140.ivec2_vertex
-dEQP-VK.ubo.2_level_array.std140.ivec2_fragment
-dEQP-VK.ubo.2_level_array.std140.ivec2_both
-dEQP-VK.ubo.2_level_array.std140.ivec3_vertex
-dEQP-VK.ubo.2_level_array.std140.ivec3_fragment
-dEQP-VK.ubo.2_level_array.std140.ivec3_both
-dEQP-VK.ubo.2_level_array.std140.ivec4_vertex
-dEQP-VK.ubo.2_level_array.std140.ivec4_fragment
-dEQP-VK.ubo.2_level_array.std140.ivec4_both
-dEQP-VK.ubo.2_level_array.std140.uint_vertex
-dEQP-VK.ubo.2_level_array.std140.uint_fragment
-dEQP-VK.ubo.2_level_array.std140.uint_both
-dEQP-VK.ubo.2_level_array.std140.uvec2_vertex
-dEQP-VK.ubo.2_level_array.std140.uvec2_fragment
-dEQP-VK.ubo.2_level_array.std140.uvec2_both
-dEQP-VK.ubo.2_level_array.std140.uvec3_vertex
-dEQP-VK.ubo.2_level_array.std140.uvec3_fragment
-dEQP-VK.ubo.2_level_array.std140.uvec3_both
-dEQP-VK.ubo.2_level_array.std140.uvec4_vertex
-dEQP-VK.ubo.2_level_array.std140.uvec4_fragment
-dEQP-VK.ubo.2_level_array.std140.uvec4_both
-dEQP-VK.ubo.2_level_array.std140.bool_vertex
-dEQP-VK.ubo.2_level_array.std140.bool_fragment
-dEQP-VK.ubo.2_level_array.std140.bool_both
-dEQP-VK.ubo.2_level_array.std140.bvec2_vertex
-dEQP-VK.ubo.2_level_array.std140.bvec2_fragment
-dEQP-VK.ubo.2_level_array.std140.bvec2_both
-dEQP-VK.ubo.2_level_array.std140.bvec3_vertex
-dEQP-VK.ubo.2_level_array.std140.bvec3_fragment
-dEQP-VK.ubo.2_level_array.std140.bvec3_both
-dEQP-VK.ubo.2_level_array.std140.bvec4_vertex
-dEQP-VK.ubo.2_level_array.std140.bvec4_fragment
-dEQP-VK.ubo.2_level_array.std140.bvec4_both
-dEQP-VK.ubo.2_level_array.std140.mat2_vertex
-dEQP-VK.ubo.2_level_array.std140.mat2_fragment
-dEQP-VK.ubo.2_level_array.std140.mat2_both
-dEQP-VK.ubo.2_level_array.std140.row_major_mat2_vertex
-dEQP-VK.ubo.2_level_array.std140.row_major_mat2_fragment
-dEQP-VK.ubo.2_level_array.std140.row_major_mat2_both
-dEQP-VK.ubo.2_level_array.std140.column_major_mat2_vertex
-dEQP-VK.ubo.2_level_array.std140.column_major_mat2_fragment
-dEQP-VK.ubo.2_level_array.std140.column_major_mat2_both
-dEQP-VK.ubo.2_level_array.std140.mat3_vertex
-dEQP-VK.ubo.2_level_array.std140.mat3_fragment
-dEQP-VK.ubo.2_level_array.std140.mat3_both
-dEQP-VK.ubo.2_level_array.std140.row_major_mat3_vertex
-dEQP-VK.ubo.2_level_array.std140.row_major_mat3_fragment
-dEQP-VK.ubo.2_level_array.std140.row_major_mat3_both
-dEQP-VK.ubo.2_level_array.std140.column_major_mat3_vertex
-dEQP-VK.ubo.2_level_array.std140.column_major_mat3_fragment
-dEQP-VK.ubo.2_level_array.std140.column_major_mat3_both
-dEQP-VK.ubo.2_level_array.std140.mat4_vertex
-dEQP-VK.ubo.2_level_array.std140.mat4_fragment
-dEQP-VK.ubo.2_level_array.std140.mat4_both
-dEQP-VK.ubo.2_level_array.std140.row_major_mat4_vertex
-dEQP-VK.ubo.2_level_array.std140.row_major_mat4_fragment
-dEQP-VK.ubo.2_level_array.std140.row_major_mat4_both
-dEQP-VK.ubo.2_level_array.std140.column_major_mat4_vertex
-dEQP-VK.ubo.2_level_array.std140.column_major_mat4_fragment
-dEQP-VK.ubo.2_level_array.std140.column_major_mat4_both
-dEQP-VK.ubo.2_level_array.std140.mat2x3_vertex
-dEQP-VK.ubo.2_level_array.std140.mat2x3_fragment
-dEQP-VK.ubo.2_level_array.std140.mat2x3_both
-dEQP-VK.ubo.2_level_array.std140.row_major_mat2x3_vertex
-dEQP-VK.ubo.2_level_array.std140.row_major_mat2x3_fragment
-dEQP-VK.ubo.2_level_array.std140.row_major_mat2x3_both
-dEQP-VK.ubo.2_level_array.std140.column_major_mat2x3_vertex
-dEQP-VK.ubo.2_level_array.std140.column_major_mat2x3_fragment
-dEQP-VK.ubo.2_level_array.std140.column_major_mat2x3_both
-dEQP-VK.ubo.2_level_array.std140.mat2x4_vertex
-dEQP-VK.ubo.2_level_array.std140.mat2x4_fragment
-dEQP-VK.ubo.2_level_array.std140.mat2x4_both
-dEQP-VK.ubo.2_level_array.std140.row_major_mat2x4_vertex
-dEQP-VK.ubo.2_level_array.std140.row_major_mat2x4_fragment
-dEQP-VK.ubo.2_level_array.std140.row_major_mat2x4_both
-dEQP-VK.ubo.2_level_array.std140.column_major_mat2x4_vertex
-dEQP-VK.ubo.2_level_array.std140.column_major_mat2x4_fragment
-dEQP-VK.ubo.2_level_array.std140.column_major_mat2x4_both
-dEQP-VK.ubo.2_level_array.std140.mat3x2_vertex
-dEQP-VK.ubo.2_level_array.std140.mat3x2_fragment
-dEQP-VK.ubo.2_level_array.std140.mat3x2_both
-dEQP-VK.ubo.2_level_array.std140.row_major_mat3x2_vertex
-dEQP-VK.ubo.2_level_array.std140.row_major_mat3x2_fragment
-dEQP-VK.ubo.2_level_array.std140.row_major_mat3x2_both
-dEQP-VK.ubo.2_level_array.std140.column_major_mat3x2_vertex
-dEQP-VK.ubo.2_level_array.std140.column_major_mat3x2_fragment
-dEQP-VK.ubo.2_level_array.std140.column_major_mat3x2_both
-dEQP-VK.ubo.2_level_array.std140.mat3x4_vertex
-dEQP-VK.ubo.2_level_array.std140.mat3x4_fragment
-dEQP-VK.ubo.2_level_array.std140.mat3x4_both
-dEQP-VK.ubo.2_level_array.std140.row_major_mat3x4_vertex
-dEQP-VK.ubo.2_level_array.std140.row_major_mat3x4_fragment
-dEQP-VK.ubo.2_level_array.std140.row_major_mat3x4_both
-dEQP-VK.ubo.2_level_array.std140.column_major_mat3x4_vertex
-dEQP-VK.ubo.2_level_array.std140.column_major_mat3x4_fragment
-dEQP-VK.ubo.2_level_array.std140.column_major_mat3x4_both
-dEQP-VK.ubo.2_level_array.std140.mat4x2_vertex
-dEQP-VK.ubo.2_level_array.std140.mat4x2_fragment
-dEQP-VK.ubo.2_level_array.std140.mat4x2_both
-dEQP-VK.ubo.2_level_array.std140.row_major_mat4x2_vertex
-dEQP-VK.ubo.2_level_array.std140.row_major_mat4x2_fragment
-dEQP-VK.ubo.2_level_array.std140.row_major_mat4x2_both
-dEQP-VK.ubo.2_level_array.std140.column_major_mat4x2_vertex
-dEQP-VK.ubo.2_level_array.std140.column_major_mat4x2_fragment
-dEQP-VK.ubo.2_level_array.std140.column_major_mat4x2_both
-dEQP-VK.ubo.2_level_array.std140.mat4x3_vertex
-dEQP-VK.ubo.2_level_array.std140.mat4x3_fragment
-dEQP-VK.ubo.2_level_array.std140.mat4x3_both
-dEQP-VK.ubo.2_level_array.std140.row_major_mat4x3_vertex
-dEQP-VK.ubo.2_level_array.std140.row_major_mat4x3_fragment
-dEQP-VK.ubo.2_level_array.std140.row_major_mat4x3_both
-dEQP-VK.ubo.2_level_array.std140.column_major_mat4x3_vertex
-dEQP-VK.ubo.2_level_array.std140.column_major_mat4x3_fragment
-dEQP-VK.ubo.2_level_array.std140.column_major_mat4x3_both
-dEQP-VK.ubo.3_level_array.std140.float_vertex
-dEQP-VK.ubo.3_level_array.std140.float_fragment
-dEQP-VK.ubo.3_level_array.std140.float_both
-dEQP-VK.ubo.3_level_array.std140.vec2_vertex
-dEQP-VK.ubo.3_level_array.std140.vec2_fragment
-dEQP-VK.ubo.3_level_array.std140.vec2_both
-dEQP-VK.ubo.3_level_array.std140.vec3_vertex
-dEQP-VK.ubo.3_level_array.std140.vec3_fragment
-dEQP-VK.ubo.3_level_array.std140.vec3_both
-dEQP-VK.ubo.3_level_array.std140.vec4_vertex
-dEQP-VK.ubo.3_level_array.std140.vec4_fragment
-dEQP-VK.ubo.3_level_array.std140.vec4_both
-dEQP-VK.ubo.3_level_array.std140.int_vertex
-dEQP-VK.ubo.3_level_array.std140.int_fragment
-dEQP-VK.ubo.3_level_array.std140.int_both
-dEQP-VK.ubo.3_level_array.std140.ivec2_vertex
-dEQP-VK.ubo.3_level_array.std140.ivec2_fragment
-dEQP-VK.ubo.3_level_array.std140.ivec2_both
-dEQP-VK.ubo.3_level_array.std140.ivec3_vertex
-dEQP-VK.ubo.3_level_array.std140.ivec3_fragment
-dEQP-VK.ubo.3_level_array.std140.ivec3_both
-dEQP-VK.ubo.3_level_array.std140.ivec4_vertex
-dEQP-VK.ubo.3_level_array.std140.ivec4_fragment
-dEQP-VK.ubo.3_level_array.std140.ivec4_both
-dEQP-VK.ubo.3_level_array.std140.uint_vertex
-dEQP-VK.ubo.3_level_array.std140.uint_fragment
-dEQP-VK.ubo.3_level_array.std140.uint_both
-dEQP-VK.ubo.3_level_array.std140.uvec2_vertex
-dEQP-VK.ubo.3_level_array.std140.uvec2_fragment
-dEQP-VK.ubo.3_level_array.std140.uvec2_both
-dEQP-VK.ubo.3_level_array.std140.uvec3_vertex
-dEQP-VK.ubo.3_level_array.std140.uvec3_fragment
-dEQP-VK.ubo.3_level_array.std140.uvec3_both
-dEQP-VK.ubo.3_level_array.std140.uvec4_vertex
-dEQP-VK.ubo.3_level_array.std140.uvec4_fragment
-dEQP-VK.ubo.3_level_array.std140.uvec4_both
-dEQP-VK.ubo.3_level_array.std140.bool_vertex
-dEQP-VK.ubo.3_level_array.std140.bool_fragment
-dEQP-VK.ubo.3_level_array.std140.bool_both
-dEQP-VK.ubo.3_level_array.std140.bvec2_vertex
-dEQP-VK.ubo.3_level_array.std140.bvec2_fragment
-dEQP-VK.ubo.3_level_array.std140.bvec2_both
-dEQP-VK.ubo.3_level_array.std140.bvec3_vertex
-dEQP-VK.ubo.3_level_array.std140.bvec3_fragment
-dEQP-VK.ubo.3_level_array.std140.bvec3_both
-dEQP-VK.ubo.3_level_array.std140.bvec4_vertex
-dEQP-VK.ubo.3_level_array.std140.bvec4_fragment
-dEQP-VK.ubo.3_level_array.std140.bvec4_both
-dEQP-VK.ubo.3_level_array.std140.mat2_vertex
-dEQP-VK.ubo.3_level_array.std140.mat2_fragment
-dEQP-VK.ubo.3_level_array.std140.mat2_both
-dEQP-VK.ubo.3_level_array.std140.row_major_mat2_vertex
-dEQP-VK.ubo.3_level_array.std140.row_major_mat2_fragment
-dEQP-VK.ubo.3_level_array.std140.row_major_mat2_both
-dEQP-VK.ubo.3_level_array.std140.column_major_mat2_vertex
-dEQP-VK.ubo.3_level_array.std140.column_major_mat2_fragment
-dEQP-VK.ubo.3_level_array.std140.column_major_mat2_both
-dEQP-VK.ubo.3_level_array.std140.mat3_vertex
-dEQP-VK.ubo.3_level_array.std140.mat3_fragment
-dEQP-VK.ubo.3_level_array.std140.mat3_both
-dEQP-VK.ubo.3_level_array.std140.row_major_mat3_vertex
-dEQP-VK.ubo.3_level_array.std140.row_major_mat3_fragment
-dEQP-VK.ubo.3_level_array.std140.row_major_mat3_both
-dEQP-VK.ubo.3_level_array.std140.column_major_mat3_vertex
-dEQP-VK.ubo.3_level_array.std140.column_major_mat3_fragment
-dEQP-VK.ubo.3_level_array.std140.column_major_mat3_both
-dEQP-VK.ubo.3_level_array.std140.mat4_vertex
-dEQP-VK.ubo.3_level_array.std140.mat4_fragment
-dEQP-VK.ubo.3_level_array.std140.mat4_both
-dEQP-VK.ubo.3_level_array.std140.row_major_mat4_vertex
-dEQP-VK.ubo.3_level_array.std140.row_major_mat4_fragment
-dEQP-VK.ubo.3_level_array.std140.row_major_mat4_both
-dEQP-VK.ubo.3_level_array.std140.column_major_mat4_vertex
-dEQP-VK.ubo.3_level_array.std140.column_major_mat4_fragment
-dEQP-VK.ubo.3_level_array.std140.column_major_mat4_both
-dEQP-VK.ubo.3_level_array.std140.mat2x3_vertex
-dEQP-VK.ubo.3_level_array.std140.mat2x3_fragment
-dEQP-VK.ubo.3_level_array.std140.mat2x3_both
-dEQP-VK.ubo.3_level_array.std140.row_major_mat2x3_vertex
-dEQP-VK.ubo.3_level_array.std140.row_major_mat2x3_fragment
-dEQP-VK.ubo.3_level_array.std140.row_major_mat2x3_both
-dEQP-VK.ubo.3_level_array.std140.column_major_mat2x3_vertex
-dEQP-VK.ubo.3_level_array.std140.column_major_mat2x3_fragment
-dEQP-VK.ubo.3_level_array.std140.column_major_mat2x3_both
-dEQP-VK.ubo.3_level_array.std140.mat2x4_vertex
-dEQP-VK.ubo.3_level_array.std140.mat2x4_fragment
-dEQP-VK.ubo.3_level_array.std140.mat2x4_both
-dEQP-VK.ubo.3_level_array.std140.row_major_mat2x4_vertex
-dEQP-VK.ubo.3_level_array.std140.row_major_mat2x4_fragment
-dEQP-VK.ubo.3_level_array.std140.row_major_mat2x4_both
-dEQP-VK.ubo.3_level_array.std140.column_major_mat2x4_vertex
-dEQP-VK.ubo.3_level_array.std140.column_major_mat2x4_fragment
-dEQP-VK.ubo.3_level_array.std140.column_major_mat2x4_both
-dEQP-VK.ubo.3_level_array.std140.mat3x2_vertex
-dEQP-VK.ubo.3_level_array.std140.mat3x2_fragment
-dEQP-VK.ubo.3_level_array.std140.mat3x2_both
-dEQP-VK.ubo.3_level_array.std140.row_major_mat3x2_vertex
-dEQP-VK.ubo.3_level_array.std140.row_major_mat3x2_fragment
-dEQP-VK.ubo.3_level_array.std140.row_major_mat3x2_both
-dEQP-VK.ubo.3_level_array.std140.column_major_mat3x2_vertex
-dEQP-VK.ubo.3_level_array.std140.column_major_mat3x2_fragment
-dEQP-VK.ubo.3_level_array.std140.column_major_mat3x2_both
-dEQP-VK.ubo.3_level_array.std140.mat3x4_vertex
-dEQP-VK.ubo.3_level_array.std140.mat3x4_fragment
-dEQP-VK.ubo.3_level_array.std140.mat3x4_both
-dEQP-VK.ubo.3_level_array.std140.row_major_mat3x4_vertex
-dEQP-VK.ubo.3_level_array.std140.row_major_mat3x4_fragment
-dEQP-VK.ubo.3_level_array.std140.row_major_mat3x4_both
-dEQP-VK.ubo.3_level_array.std140.column_major_mat3x4_vertex
-dEQP-VK.ubo.3_level_array.std140.column_major_mat3x4_fragment
-dEQP-VK.ubo.3_level_array.std140.column_major_mat3x4_both
-dEQP-VK.ubo.3_level_array.std140.mat4x2_vertex
-dEQP-VK.ubo.3_level_array.std140.mat4x2_fragment
-dEQP-VK.ubo.3_level_array.std140.mat4x2_both
-dEQP-VK.ubo.3_level_array.std140.row_major_mat4x2_vertex
-dEQP-VK.ubo.3_level_array.std140.row_major_mat4x2_fragment
-dEQP-VK.ubo.3_level_array.std140.row_major_mat4x2_both
-dEQP-VK.ubo.3_level_array.std140.column_major_mat4x2_vertex
-dEQP-VK.ubo.3_level_array.std140.column_major_mat4x2_fragment
-dEQP-VK.ubo.3_level_array.std140.column_major_mat4x2_both
-dEQP-VK.ubo.3_level_array.std140.mat4x3_vertex
-dEQP-VK.ubo.3_level_array.std140.mat4x3_fragment
-dEQP-VK.ubo.3_level_array.std140.mat4x3_both
-dEQP-VK.ubo.3_level_array.std140.row_major_mat4x3_vertex
-dEQP-VK.ubo.3_level_array.std140.row_major_mat4x3_fragment
-dEQP-VK.ubo.3_level_array.std140.row_major_mat4x3_both
-dEQP-VK.ubo.3_level_array.std140.column_major_mat4x3_vertex
-dEQP-VK.ubo.3_level_array.std140.column_major_mat4x3_fragment
-dEQP-VK.ubo.3_level_array.std140.column_major_mat4x3_both
+dEQP-VK.ubo.2_level_array.std140.float.vertex
+dEQP-VK.ubo.2_level_array.std140.float.fragment
+dEQP-VK.ubo.2_level_array.std140.float.both
+dEQP-VK.ubo.2_level_array.std140.vec2.vertex
+dEQP-VK.ubo.2_level_array.std140.vec2.fragment
+dEQP-VK.ubo.2_level_array.std140.vec2.both
+dEQP-VK.ubo.2_level_array.std140.vec3.vertex
+dEQP-VK.ubo.2_level_array.std140.vec3.fragment
+dEQP-VK.ubo.2_level_array.std140.vec3.both
+dEQP-VK.ubo.2_level_array.std140.vec4.vertex
+dEQP-VK.ubo.2_level_array.std140.vec4.fragment
+dEQP-VK.ubo.2_level_array.std140.vec4.both
+dEQP-VK.ubo.2_level_array.std140.int.vertex
+dEQP-VK.ubo.2_level_array.std140.int.fragment
+dEQP-VK.ubo.2_level_array.std140.int.both
+dEQP-VK.ubo.2_level_array.std140.ivec2.vertex
+dEQP-VK.ubo.2_level_array.std140.ivec2.fragment
+dEQP-VK.ubo.2_level_array.std140.ivec2.both
+dEQP-VK.ubo.2_level_array.std140.ivec3.vertex
+dEQP-VK.ubo.2_level_array.std140.ivec3.fragment
+dEQP-VK.ubo.2_level_array.std140.ivec3.both
+dEQP-VK.ubo.2_level_array.std140.ivec4.vertex
+dEQP-VK.ubo.2_level_array.std140.ivec4.fragment
+dEQP-VK.ubo.2_level_array.std140.ivec4.both
+dEQP-VK.ubo.2_level_array.std140.uint.vertex
+dEQP-VK.ubo.2_level_array.std140.uint.fragment
+dEQP-VK.ubo.2_level_array.std140.uint.both
+dEQP-VK.ubo.2_level_array.std140.uvec2.vertex
+dEQP-VK.ubo.2_level_array.std140.uvec2.fragment
+dEQP-VK.ubo.2_level_array.std140.uvec2.both
+dEQP-VK.ubo.2_level_array.std140.uvec3.vertex
+dEQP-VK.ubo.2_level_array.std140.uvec3.fragment
+dEQP-VK.ubo.2_level_array.std140.uvec3.both
+dEQP-VK.ubo.2_level_array.std140.uvec4.vertex
+dEQP-VK.ubo.2_level_array.std140.uvec4.fragment
+dEQP-VK.ubo.2_level_array.std140.uvec4.both
+dEQP-VK.ubo.2_level_array.std140.bool.vertex
+dEQP-VK.ubo.2_level_array.std140.bool.fragment
+dEQP-VK.ubo.2_level_array.std140.bool.both
+dEQP-VK.ubo.2_level_array.std140.bvec2.vertex
+dEQP-VK.ubo.2_level_array.std140.bvec2.fragment
+dEQP-VK.ubo.2_level_array.std140.bvec2.both
+dEQP-VK.ubo.2_level_array.std140.bvec3.vertex
+dEQP-VK.ubo.2_level_array.std140.bvec3.fragment
+dEQP-VK.ubo.2_level_array.std140.bvec3.both
+dEQP-VK.ubo.2_level_array.std140.bvec4.vertex
+dEQP-VK.ubo.2_level_array.std140.bvec4.fragment
+dEQP-VK.ubo.2_level_array.std140.bvec4.both
+dEQP-VK.ubo.2_level_array.std140.mat2.vertex
+dEQP-VK.ubo.2_level_array.std140.mat2.fragment
+dEQP-VK.ubo.2_level_array.std140.mat2.both
+dEQP-VK.ubo.2_level_array.std140.row_major_mat2.vertex
+dEQP-VK.ubo.2_level_array.std140.row_major_mat2.fragment
+dEQP-VK.ubo.2_level_array.std140.row_major_mat2.both
+dEQP-VK.ubo.2_level_array.std140.column_major_mat2.vertex
+dEQP-VK.ubo.2_level_array.std140.column_major_mat2.fragment
+dEQP-VK.ubo.2_level_array.std140.column_major_mat2.both
+dEQP-VK.ubo.2_level_array.std140.mat3.vertex
+dEQP-VK.ubo.2_level_array.std140.mat3.fragment
+dEQP-VK.ubo.2_level_array.std140.mat3.both
+dEQP-VK.ubo.2_level_array.std140.row_major_mat3.vertex
+dEQP-VK.ubo.2_level_array.std140.row_major_mat3.fragment
+dEQP-VK.ubo.2_level_array.std140.row_major_mat3.both
+dEQP-VK.ubo.2_level_array.std140.column_major_mat3.vertex
+dEQP-VK.ubo.2_level_array.std140.column_major_mat3.fragment
+dEQP-VK.ubo.2_level_array.std140.column_major_mat3.both
+dEQP-VK.ubo.2_level_array.std140.mat4.vertex
+dEQP-VK.ubo.2_level_array.std140.mat4.fragment
+dEQP-VK.ubo.2_level_array.std140.mat4.both
+dEQP-VK.ubo.2_level_array.std140.row_major_mat4.vertex
+dEQP-VK.ubo.2_level_array.std140.row_major_mat4.fragment
+dEQP-VK.ubo.2_level_array.std140.row_major_mat4.both
+dEQP-VK.ubo.2_level_array.std140.column_major_mat4.vertex
+dEQP-VK.ubo.2_level_array.std140.column_major_mat4.fragment
+dEQP-VK.ubo.2_level_array.std140.column_major_mat4.both
+dEQP-VK.ubo.2_level_array.std140.mat2x3.vertex
+dEQP-VK.ubo.2_level_array.std140.mat2x3.fragment
+dEQP-VK.ubo.2_level_array.std140.mat2x3.both
+dEQP-VK.ubo.2_level_array.std140.row_major_mat2x3.vertex
+dEQP-VK.ubo.2_level_array.std140.row_major_mat2x3.fragment
+dEQP-VK.ubo.2_level_array.std140.row_major_mat2x3.both
+dEQP-VK.ubo.2_level_array.std140.column_major_mat2x3.vertex
+dEQP-VK.ubo.2_level_array.std140.column_major_mat2x3.fragment
+dEQP-VK.ubo.2_level_array.std140.column_major_mat2x3.both
+dEQP-VK.ubo.2_level_array.std140.mat2x4.vertex
+dEQP-VK.ubo.2_level_array.std140.mat2x4.fragment
+dEQP-VK.ubo.2_level_array.std140.mat2x4.both
+dEQP-VK.ubo.2_level_array.std140.row_major_mat2x4.vertex
+dEQP-VK.ubo.2_level_array.std140.row_major_mat2x4.fragment
+dEQP-VK.ubo.2_level_array.std140.row_major_mat2x4.both
+dEQP-VK.ubo.2_level_array.std140.column_major_mat2x4.vertex
+dEQP-VK.ubo.2_level_array.std140.column_major_mat2x4.fragment
+dEQP-VK.ubo.2_level_array.std140.column_major_mat2x4.both
+dEQP-VK.ubo.2_level_array.std140.mat3x2.vertex
+dEQP-VK.ubo.2_level_array.std140.mat3x2.fragment
+dEQP-VK.ubo.2_level_array.std140.mat3x2.both
+dEQP-VK.ubo.2_level_array.std140.row_major_mat3x2.vertex
+dEQP-VK.ubo.2_level_array.std140.row_major_mat3x2.fragment
+dEQP-VK.ubo.2_level_array.std140.row_major_mat3x2.both
+dEQP-VK.ubo.2_level_array.std140.column_major_mat3x2.vertex
+dEQP-VK.ubo.2_level_array.std140.column_major_mat3x2.fragment
+dEQP-VK.ubo.2_level_array.std140.column_major_mat3x2.both
+dEQP-VK.ubo.2_level_array.std140.mat3x4.vertex
+dEQP-VK.ubo.2_level_array.std140.mat3x4.fragment
+dEQP-VK.ubo.2_level_array.std140.mat3x4.both
+dEQP-VK.ubo.2_level_array.std140.row_major_mat3x4.vertex
+dEQP-VK.ubo.2_level_array.std140.row_major_mat3x4.fragment
+dEQP-VK.ubo.2_level_array.std140.row_major_mat3x4.both
+dEQP-VK.ubo.2_level_array.std140.column_major_mat3x4.vertex
+dEQP-VK.ubo.2_level_array.std140.column_major_mat3x4.fragment
+dEQP-VK.ubo.2_level_array.std140.column_major_mat3x4.both
+dEQP-VK.ubo.2_level_array.std140.mat4x2.vertex
+dEQP-VK.ubo.2_level_array.std140.mat4x2.fragment
+dEQP-VK.ubo.2_level_array.std140.mat4x2.both
+dEQP-VK.ubo.2_level_array.std140.row_major_mat4x2.vertex
+dEQP-VK.ubo.2_level_array.std140.row_major_mat4x2.fragment
+dEQP-VK.ubo.2_level_array.std140.row_major_mat4x2.both
+dEQP-VK.ubo.2_level_array.std140.column_major_mat4x2.vertex
+dEQP-VK.ubo.2_level_array.std140.column_major_mat4x2.fragment
+dEQP-VK.ubo.2_level_array.std140.column_major_mat4x2.both
+dEQP-VK.ubo.2_level_array.std140.mat4x3.vertex
+dEQP-VK.ubo.2_level_array.std140.mat4x3.fragment
+dEQP-VK.ubo.2_level_array.std140.mat4x3.both
+dEQP-VK.ubo.2_level_array.std140.row_major_mat4x3.vertex
+dEQP-VK.ubo.2_level_array.std140.row_major_mat4x3.fragment
+dEQP-VK.ubo.2_level_array.std140.row_major_mat4x3.both
+dEQP-VK.ubo.2_level_array.std140.column_major_mat4x3.vertex
+dEQP-VK.ubo.2_level_array.std140.column_major_mat4x3.fragment
+dEQP-VK.ubo.2_level_array.std140.column_major_mat4x3.both
+dEQP-VK.ubo.3_level_array.std140.float.vertex
+dEQP-VK.ubo.3_level_array.std140.float.fragment
+dEQP-VK.ubo.3_level_array.std140.float.both
+dEQP-VK.ubo.3_level_array.std140.vec2.vertex
+dEQP-VK.ubo.3_level_array.std140.vec2.fragment
+dEQP-VK.ubo.3_level_array.std140.vec2.both
+dEQP-VK.ubo.3_level_array.std140.vec3.vertex
+dEQP-VK.ubo.3_level_array.std140.vec3.fragment
+dEQP-VK.ubo.3_level_array.std140.vec3.both
+dEQP-VK.ubo.3_level_array.std140.vec4.vertex
+dEQP-VK.ubo.3_level_array.std140.vec4.fragment
+dEQP-VK.ubo.3_level_array.std140.vec4.both
+dEQP-VK.ubo.3_level_array.std140.int.vertex
+dEQP-VK.ubo.3_level_array.std140.int.fragment
+dEQP-VK.ubo.3_level_array.std140.int.both
+dEQP-VK.ubo.3_level_array.std140.ivec2.vertex
+dEQP-VK.ubo.3_level_array.std140.ivec2.fragment
+dEQP-VK.ubo.3_level_array.std140.ivec2.both
+dEQP-VK.ubo.3_level_array.std140.ivec3.vertex
+dEQP-VK.ubo.3_level_array.std140.ivec3.fragment
+dEQP-VK.ubo.3_level_array.std140.ivec3.both
+dEQP-VK.ubo.3_level_array.std140.ivec4.vertex
+dEQP-VK.ubo.3_level_array.std140.ivec4.fragment
+dEQP-VK.ubo.3_level_array.std140.ivec4.both
+dEQP-VK.ubo.3_level_array.std140.uint.vertex
+dEQP-VK.ubo.3_level_array.std140.uint.fragment
+dEQP-VK.ubo.3_level_array.std140.uint.both
+dEQP-VK.ubo.3_level_array.std140.uvec2.vertex
+dEQP-VK.ubo.3_level_array.std140.uvec2.fragment
+dEQP-VK.ubo.3_level_array.std140.uvec2.both
+dEQP-VK.ubo.3_level_array.std140.uvec3.vertex
+dEQP-VK.ubo.3_level_array.std140.uvec3.fragment
+dEQP-VK.ubo.3_level_array.std140.uvec3.both
+dEQP-VK.ubo.3_level_array.std140.uvec4.vertex
+dEQP-VK.ubo.3_level_array.std140.uvec4.fragment
+dEQP-VK.ubo.3_level_array.std140.uvec4.both
+dEQP-VK.ubo.3_level_array.std140.bool.vertex
+dEQP-VK.ubo.3_level_array.std140.bool.fragment
+dEQP-VK.ubo.3_level_array.std140.bool.both
+dEQP-VK.ubo.3_level_array.std140.bvec2.vertex
+dEQP-VK.ubo.3_level_array.std140.bvec2.fragment
+dEQP-VK.ubo.3_level_array.std140.bvec2.both
+dEQP-VK.ubo.3_level_array.std140.bvec3.vertex
+dEQP-VK.ubo.3_level_array.std140.bvec3.fragment
+dEQP-VK.ubo.3_level_array.std140.bvec3.both
+dEQP-VK.ubo.3_level_array.std140.bvec4.vertex
+dEQP-VK.ubo.3_level_array.std140.bvec4.fragment
+dEQP-VK.ubo.3_level_array.std140.bvec4.both
+dEQP-VK.ubo.3_level_array.std140.mat2.vertex
+dEQP-VK.ubo.3_level_array.std140.mat2.fragment
+dEQP-VK.ubo.3_level_array.std140.mat2.both
+dEQP-VK.ubo.3_level_array.std140.row_major_mat2.vertex
+dEQP-VK.ubo.3_level_array.std140.row_major_mat2.fragment
+dEQP-VK.ubo.3_level_array.std140.row_major_mat2.both
+dEQP-VK.ubo.3_level_array.std140.column_major_mat2.vertex
+dEQP-VK.ubo.3_level_array.std140.column_major_mat2.fragment
+dEQP-VK.ubo.3_level_array.std140.column_major_mat2.both
+dEQP-VK.ubo.3_level_array.std140.mat3.vertex
+dEQP-VK.ubo.3_level_array.std140.mat3.fragment
+dEQP-VK.ubo.3_level_array.std140.mat3.both
+dEQP-VK.ubo.3_level_array.std140.row_major_mat3.vertex
+dEQP-VK.ubo.3_level_array.std140.row_major_mat3.fragment
+dEQP-VK.ubo.3_level_array.std140.row_major_mat3.both
+dEQP-VK.ubo.3_level_array.std140.column_major_mat3.vertex
+dEQP-VK.ubo.3_level_array.std140.column_major_mat3.fragment
+dEQP-VK.ubo.3_level_array.std140.column_major_mat3.both
+dEQP-VK.ubo.3_level_array.std140.mat4.vertex
+dEQP-VK.ubo.3_level_array.std140.mat4.fragment
+dEQP-VK.ubo.3_level_array.std140.mat4.both
+dEQP-VK.ubo.3_level_array.std140.row_major_mat4.vertex
+dEQP-VK.ubo.3_level_array.std140.row_major_mat4.fragment
+dEQP-VK.ubo.3_level_array.std140.row_major_mat4.both
+dEQP-VK.ubo.3_level_array.std140.column_major_mat4.vertex
+dEQP-VK.ubo.3_level_array.std140.column_major_mat4.fragment
+dEQP-VK.ubo.3_level_array.std140.column_major_mat4.both
+dEQP-VK.ubo.3_level_array.std140.mat2x3.vertex
+dEQP-VK.ubo.3_level_array.std140.mat2x3.fragment
+dEQP-VK.ubo.3_level_array.std140.mat2x3.both
+dEQP-VK.ubo.3_level_array.std140.row_major_mat2x3.vertex
+dEQP-VK.ubo.3_level_array.std140.row_major_mat2x3.fragment
+dEQP-VK.ubo.3_level_array.std140.row_major_mat2x3.both
+dEQP-VK.ubo.3_level_array.std140.column_major_mat2x3.vertex
+dEQP-VK.ubo.3_level_array.std140.column_major_mat2x3.fragment
+dEQP-VK.ubo.3_level_array.std140.column_major_mat2x3.both
+dEQP-VK.ubo.3_level_array.std140.mat2x4.vertex
+dEQP-VK.ubo.3_level_array.std140.mat2x4.fragment
+dEQP-VK.ubo.3_level_array.std140.mat2x4.both
+dEQP-VK.ubo.3_level_array.std140.row_major_mat2x4.vertex
+dEQP-VK.ubo.3_level_array.std140.row_major_mat2x4.fragment
+dEQP-VK.ubo.3_level_array.std140.row_major_mat2x4.both
+dEQP-VK.ubo.3_level_array.std140.column_major_mat2x4.vertex
+dEQP-VK.ubo.3_level_array.std140.column_major_mat2x4.fragment
+dEQP-VK.ubo.3_level_array.std140.column_major_mat2x4.both
+dEQP-VK.ubo.3_level_array.std140.mat3x2.vertex
+dEQP-VK.ubo.3_level_array.std140.mat3x2.fragment
+dEQP-VK.ubo.3_level_array.std140.mat3x2.both
+dEQP-VK.ubo.3_level_array.std140.row_major_mat3x2.vertex
+dEQP-VK.ubo.3_level_array.std140.row_major_mat3x2.fragment
+dEQP-VK.ubo.3_level_array.std140.row_major_mat3x2.both
+dEQP-VK.ubo.3_level_array.std140.column_major_mat3x2.vertex
+dEQP-VK.ubo.3_level_array.std140.column_major_mat3x2.fragment
+dEQP-VK.ubo.3_level_array.std140.column_major_mat3x2.both
+dEQP-VK.ubo.3_level_array.std140.mat3x4.vertex
+dEQP-VK.ubo.3_level_array.std140.mat3x4.fragment
+dEQP-VK.ubo.3_level_array.std140.mat3x4.both
+dEQP-VK.ubo.3_level_array.std140.row_major_mat3x4.vertex
+dEQP-VK.ubo.3_level_array.std140.row_major_mat3x4.fragment
+dEQP-VK.ubo.3_level_array.std140.row_major_mat3x4.both
+dEQP-VK.ubo.3_level_array.std140.column_major_mat3x4.vertex
+dEQP-VK.ubo.3_level_array.std140.column_major_mat3x4.fragment
+dEQP-VK.ubo.3_level_array.std140.column_major_mat3x4.both
+dEQP-VK.ubo.3_level_array.std140.mat4x2.vertex
+dEQP-VK.ubo.3_level_array.std140.mat4x2.fragment
+dEQP-VK.ubo.3_level_array.std140.mat4x2.both
+dEQP-VK.ubo.3_level_array.std140.row_major_mat4x2.vertex
+dEQP-VK.ubo.3_level_array.std140.row_major_mat4x2.fragment
+dEQP-VK.ubo.3_level_array.std140.row_major_mat4x2.both
+dEQP-VK.ubo.3_level_array.std140.column_major_mat4x2.vertex
+dEQP-VK.ubo.3_level_array.std140.column_major_mat4x2.fragment
+dEQP-VK.ubo.3_level_array.std140.column_major_mat4x2.both
+dEQP-VK.ubo.3_level_array.std140.mat4x3.vertex
+dEQP-VK.ubo.3_level_array.std140.mat4x3.fragment
+dEQP-VK.ubo.3_level_array.std140.mat4x3.both
+dEQP-VK.ubo.3_level_array.std140.row_major_mat4x3.vertex
+dEQP-VK.ubo.3_level_array.std140.row_major_mat4x3.fragment
+dEQP-VK.ubo.3_level_array.std140.row_major_mat4x3.both
+dEQP-VK.ubo.3_level_array.std140.column_major_mat4x3.vertex
+dEQP-VK.ubo.3_level_array.std140.column_major_mat4x3.fragment
+dEQP-VK.ubo.3_level_array.std140.column_major_mat4x3.both
 dEQP-VK.ubo.2_level_struct_array.per_block_buffer.std140_vertex
 dEQP-VK.ubo.2_level_struct_array.per_block_buffer.std140_fragment
 dEQP-VK.ubo.2_level_struct_array.per_block_buffer.std140_both
@@ -79412,498 +80691,498 @@ dEQP-VK.ubo.2_level_struct_array.per_block_buffer.std140_instance_array_both
 dEQP-VK.ubo.2_level_struct_array.single_buffer.std140_instance_array_vertex
 dEQP-VK.ubo.2_level_struct_array.single_buffer.std140_instance_array_fragment
 dEQP-VK.ubo.2_level_struct_array.single_buffer.std140_instance_array_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_float_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_float_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_float_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_float_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_float_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_float_both
-dEQP-VK.ubo.single_basic_type.std140.highp_float_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_float_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_float_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_vec2_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_vec2_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_vec2_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_vec2_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_vec2_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_vec2_both
-dEQP-VK.ubo.single_basic_type.std140.highp_vec2_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_vec2_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_vec2_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_vec3_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_vec3_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_vec3_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_vec3_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_vec3_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_vec3_both
-dEQP-VK.ubo.single_basic_type.std140.highp_vec3_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_vec3_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_vec3_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_vec4_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_vec4_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_vec4_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_vec4_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_vec4_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_vec4_both
-dEQP-VK.ubo.single_basic_type.std140.highp_vec4_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_vec4_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_vec4_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_int_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_int_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_int_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_int_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_int_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_int_both
-dEQP-VK.ubo.single_basic_type.std140.highp_int_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_int_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_int_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_ivec2_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_ivec2_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_ivec2_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_ivec2_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_ivec2_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_ivec2_both
-dEQP-VK.ubo.single_basic_type.std140.highp_ivec2_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_ivec2_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_ivec2_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_ivec3_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_ivec3_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_ivec3_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_ivec3_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_ivec3_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_ivec3_both
-dEQP-VK.ubo.single_basic_type.std140.highp_ivec3_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_ivec3_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_ivec3_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_ivec4_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_ivec4_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_ivec4_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_ivec4_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_ivec4_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_ivec4_both
-dEQP-VK.ubo.single_basic_type.std140.highp_ivec4_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_ivec4_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_ivec4_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_uint_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_uint_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_uint_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_uint_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_uint_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_uint_both
-dEQP-VK.ubo.single_basic_type.std140.highp_uint_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_uint_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_uint_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_uvec2_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_uvec2_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_uvec2_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_uvec2_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_uvec2_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_uvec2_both
-dEQP-VK.ubo.single_basic_type.std140.highp_uvec2_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_uvec2_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_uvec2_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_uvec3_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_uvec3_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_uvec3_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_uvec3_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_uvec3_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_uvec3_both
-dEQP-VK.ubo.single_basic_type.std140.highp_uvec3_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_uvec3_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_uvec3_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_uvec4_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_uvec4_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_uvec4_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_uvec4_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_uvec4_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_uvec4_both
-dEQP-VK.ubo.single_basic_type.std140.highp_uvec4_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_uvec4_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_uvec4_both
-dEQP-VK.ubo.single_basic_type.std140.bool_vertex
-dEQP-VK.ubo.single_basic_type.std140.bool_fragment
-dEQP-VK.ubo.single_basic_type.std140.bool_both
-dEQP-VK.ubo.single_basic_type.std140.bvec2_vertex
-dEQP-VK.ubo.single_basic_type.std140.bvec2_fragment
-dEQP-VK.ubo.single_basic_type.std140.bvec2_both
-dEQP-VK.ubo.single_basic_type.std140.bvec3_vertex
-dEQP-VK.ubo.single_basic_type.std140.bvec3_fragment
-dEQP-VK.ubo.single_basic_type.std140.bvec3_both
-dEQP-VK.ubo.single_basic_type.std140.bvec4_vertex
-dEQP-VK.ubo.single_basic_type.std140.bvec4_fragment
-dEQP-VK.ubo.single_basic_type.std140.bvec4_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat2_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat2_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat2_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat2_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat2_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat2_both
-dEQP-VK.ubo.single_basic_type.std140.highp_mat2_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_mat2_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_mat2_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat2_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat2_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat2_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat2_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat2_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat2_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat2_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat2_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat2_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat2_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat2_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat2_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat2_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat2_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat2_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat2_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat2_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat2_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat3_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat3_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat3_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat3_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat3_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat3_both
-dEQP-VK.ubo.single_basic_type.std140.highp_mat3_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_mat3_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_mat3_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat3_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat3_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat3_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat3_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat3_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat3_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat3_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat3_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat3_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat3_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat3_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat3_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat3_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat3_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat3_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat3_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat3_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat3_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat4_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat4_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat4_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat4_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat4_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat4_both
-dEQP-VK.ubo.single_basic_type.std140.highp_mat4_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_mat4_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_mat4_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat4_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat4_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat4_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat4_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat4_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat4_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat4_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat4_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat4_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat4_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat4_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat4_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat4_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat4_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat4_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat4_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat4_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat4_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat2x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat2x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat2x3_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat2x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat2x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat2x3_both
-dEQP-VK.ubo.single_basic_type.std140.highp_mat2x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_mat2x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_mat2x3_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat2x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat2x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat2x3_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat2x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat2x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat2x3_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat2x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat2x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat2x3_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat2x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat2x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat2x3_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat2x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat2x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat2x3_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat2x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat2x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat2x3_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat2x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat2x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat2x4_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat2x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat2x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat2x4_both
-dEQP-VK.ubo.single_basic_type.std140.highp_mat2x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_mat2x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_mat2x4_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat2x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat2x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat2x4_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat2x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat2x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat2x4_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat2x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat2x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat2x4_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat2x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat2x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat2x4_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat2x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat2x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat2x4_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat2x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat2x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat2x4_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat3x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat3x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat3x2_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat3x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat3x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat3x2_both
-dEQP-VK.ubo.single_basic_type.std140.highp_mat3x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_mat3x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_mat3x2_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat3x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat3x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat3x2_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat3x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat3x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat3x2_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat3x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat3x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat3x2_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat3x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat3x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat3x2_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat3x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat3x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat3x2_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat3x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat3x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat3x2_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat3x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat3x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat3x4_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat3x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat3x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat3x4_both
-dEQP-VK.ubo.single_basic_type.std140.highp_mat3x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_mat3x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_mat3x4_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat3x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat3x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat3x4_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat3x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat3x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat3x4_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat3x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat3x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat3x4_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat3x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat3x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat3x4_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat3x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat3x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat3x4_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat3x4_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat3x4_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat3x4_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat4x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat4x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat4x2_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat4x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat4x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat4x2_both
-dEQP-VK.ubo.single_basic_type.std140.highp_mat4x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_mat4x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_mat4x2_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat4x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat4x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat4x2_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat4x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat4x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat4x2_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat4x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat4x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat4x2_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat4x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat4x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat4x2_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat4x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat4x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat4x2_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat4x2_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat4x2_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat4x2_both
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat4x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat4x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.lowp_mat4x3_both
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat4x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat4x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.mediump_mat4x3_both
-dEQP-VK.ubo.single_basic_type.std140.highp_mat4x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.highp_mat4x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.highp_mat4x3_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat4x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat4x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_lowp_mat4x3_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat4x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat4x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_mediump_mat4x3_both
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat4x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat4x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.row_major_highp_mat4x3_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat4x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat4x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_lowp_mat4x3_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat4x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat4x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_mediump_mat4x3_both
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat4x3_vertex
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat4x3_fragment
-dEQP-VK.ubo.single_basic_type.std140.column_major_highp_mat4x3_both
-dEQP-VK.ubo.single_basic_array.std140.float_vertex
-dEQP-VK.ubo.single_basic_array.std140.float_fragment
-dEQP-VK.ubo.single_basic_array.std140.float_both
-dEQP-VK.ubo.single_basic_array.std140.vec2_vertex
-dEQP-VK.ubo.single_basic_array.std140.vec2_fragment
-dEQP-VK.ubo.single_basic_array.std140.vec2_both
-dEQP-VK.ubo.single_basic_array.std140.vec3_vertex
-dEQP-VK.ubo.single_basic_array.std140.vec3_fragment
-dEQP-VK.ubo.single_basic_array.std140.vec3_both
-dEQP-VK.ubo.single_basic_array.std140.vec4_vertex
-dEQP-VK.ubo.single_basic_array.std140.vec4_fragment
-dEQP-VK.ubo.single_basic_array.std140.vec4_both
-dEQP-VK.ubo.single_basic_array.std140.int_vertex
-dEQP-VK.ubo.single_basic_array.std140.int_fragment
-dEQP-VK.ubo.single_basic_array.std140.int_both
-dEQP-VK.ubo.single_basic_array.std140.ivec2_vertex
-dEQP-VK.ubo.single_basic_array.std140.ivec2_fragment
-dEQP-VK.ubo.single_basic_array.std140.ivec2_both
-dEQP-VK.ubo.single_basic_array.std140.ivec3_vertex
-dEQP-VK.ubo.single_basic_array.std140.ivec3_fragment
-dEQP-VK.ubo.single_basic_array.std140.ivec3_both
-dEQP-VK.ubo.single_basic_array.std140.ivec4_vertex
-dEQP-VK.ubo.single_basic_array.std140.ivec4_fragment
-dEQP-VK.ubo.single_basic_array.std140.ivec4_both
-dEQP-VK.ubo.single_basic_array.std140.uint_vertex
-dEQP-VK.ubo.single_basic_array.std140.uint_fragment
-dEQP-VK.ubo.single_basic_array.std140.uint_both
-dEQP-VK.ubo.single_basic_array.std140.uvec2_vertex
-dEQP-VK.ubo.single_basic_array.std140.uvec2_fragment
-dEQP-VK.ubo.single_basic_array.std140.uvec2_both
-dEQP-VK.ubo.single_basic_array.std140.uvec3_vertex
-dEQP-VK.ubo.single_basic_array.std140.uvec3_fragment
-dEQP-VK.ubo.single_basic_array.std140.uvec3_both
-dEQP-VK.ubo.single_basic_array.std140.uvec4_vertex
-dEQP-VK.ubo.single_basic_array.std140.uvec4_fragment
-dEQP-VK.ubo.single_basic_array.std140.uvec4_both
-dEQP-VK.ubo.single_basic_array.std140.bool_vertex
-dEQP-VK.ubo.single_basic_array.std140.bool_fragment
-dEQP-VK.ubo.single_basic_array.std140.bool_both
-dEQP-VK.ubo.single_basic_array.std140.bvec2_vertex
-dEQP-VK.ubo.single_basic_array.std140.bvec2_fragment
-dEQP-VK.ubo.single_basic_array.std140.bvec2_both
-dEQP-VK.ubo.single_basic_array.std140.bvec3_vertex
-dEQP-VK.ubo.single_basic_array.std140.bvec3_fragment
-dEQP-VK.ubo.single_basic_array.std140.bvec3_both
-dEQP-VK.ubo.single_basic_array.std140.bvec4_vertex
-dEQP-VK.ubo.single_basic_array.std140.bvec4_fragment
-dEQP-VK.ubo.single_basic_array.std140.bvec4_both
-dEQP-VK.ubo.single_basic_array.std140.mat2_vertex
-dEQP-VK.ubo.single_basic_array.std140.mat2_fragment
-dEQP-VK.ubo.single_basic_array.std140.mat2_both
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat2_vertex
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat2_fragment
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat2_both
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat2_vertex
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat2_fragment
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat2_both
-dEQP-VK.ubo.single_basic_array.std140.mat3_vertex
-dEQP-VK.ubo.single_basic_array.std140.mat3_fragment
-dEQP-VK.ubo.single_basic_array.std140.mat3_both
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat3_vertex
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat3_fragment
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat3_both
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat3_vertex
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat3_fragment
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat3_both
-dEQP-VK.ubo.single_basic_array.std140.mat4_vertex
-dEQP-VK.ubo.single_basic_array.std140.mat4_fragment
-dEQP-VK.ubo.single_basic_array.std140.mat4_both
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat4_vertex
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat4_fragment
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat4_both
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat4_vertex
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat4_fragment
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat4_both
-dEQP-VK.ubo.single_basic_array.std140.mat2x3_vertex
-dEQP-VK.ubo.single_basic_array.std140.mat2x3_fragment
-dEQP-VK.ubo.single_basic_array.std140.mat2x3_both
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x3_vertex
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x3_fragment
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x3_both
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x3_vertex
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x3_fragment
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x3_both
-dEQP-VK.ubo.single_basic_array.std140.mat2x4_vertex
-dEQP-VK.ubo.single_basic_array.std140.mat2x4_fragment
-dEQP-VK.ubo.single_basic_array.std140.mat2x4_both
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x4_vertex
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x4_fragment
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x4_both
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x4_vertex
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x4_fragment
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x4_both
-dEQP-VK.ubo.single_basic_array.std140.mat3x2_vertex
-dEQP-VK.ubo.single_basic_array.std140.mat3x2_fragment
-dEQP-VK.ubo.single_basic_array.std140.mat3x2_both
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x2_vertex
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x2_fragment
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x2_both
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x2_vertex
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x2_fragment
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x2_both
-dEQP-VK.ubo.single_basic_array.std140.mat3x4_vertex
-dEQP-VK.ubo.single_basic_array.std140.mat3x4_fragment
-dEQP-VK.ubo.single_basic_array.std140.mat3x4_both
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x4_vertex
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x4_fragment
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x4_both
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x4_vertex
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x4_fragment
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x4_both
-dEQP-VK.ubo.single_basic_array.std140.mat4x2_vertex
-dEQP-VK.ubo.single_basic_array.std140.mat4x2_fragment
-dEQP-VK.ubo.single_basic_array.std140.mat4x2_both
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x2_vertex
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x2_fragment
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x2_both
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x2_vertex
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x2_fragment
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x2_both
-dEQP-VK.ubo.single_basic_array.std140.mat4x3_vertex
-dEQP-VK.ubo.single_basic_array.std140.mat4x3_fragment
-dEQP-VK.ubo.single_basic_array.std140.mat4x3_both
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x3_vertex
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x3_fragment
-dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x3_both
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x3_vertex
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x3_fragment
-dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x3_both
+dEQP-VK.ubo.single_basic_type.std140.bool.vertex
+dEQP-VK.ubo.single_basic_type.std140.bool.fragment
+dEQP-VK.ubo.single_basic_type.std140.bool.both
+dEQP-VK.ubo.single_basic_type.std140.bvec2.vertex
+dEQP-VK.ubo.single_basic_type.std140.bvec2.fragment
+dEQP-VK.ubo.single_basic_type.std140.bvec2.both
+dEQP-VK.ubo.single_basic_type.std140.bvec3.vertex
+dEQP-VK.ubo.single_basic_type.std140.bvec3.fragment
+dEQP-VK.ubo.single_basic_type.std140.bvec3.both
+dEQP-VK.ubo.single_basic_type.std140.bvec4.vertex
+dEQP-VK.ubo.single_basic_type.std140.bvec4.fragment
+dEQP-VK.ubo.single_basic_type.std140.bvec4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.float.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.float.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.float.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.vec2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.vec2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.vec2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.vec3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.vec3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.vec3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.vec4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.vec4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.vec4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.int.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.int.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.int.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.ivec2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.ivec2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.ivec2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.ivec3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.ivec3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.ivec3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.ivec4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.ivec4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.ivec4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.uint.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.uint.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.uint.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.uvec2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.uvec2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.uvec2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.uvec3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.uvec3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.uvec3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.uvec4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.uvec4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.uvec4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat2x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat2x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat2x3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat2x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat2x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat2x3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat2x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat2x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat2x3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat2x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat2x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat2x4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat2x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat2x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat2x4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat2x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat2x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat2x4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat3x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat3x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat3x2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat3x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat3x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat3x2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat3x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat3x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat3x2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat3x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat3x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat3x4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat3x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat3x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat3x4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat3x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat3x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat3x4.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat4x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat4x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat4x2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat4x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat4x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat4x2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat4x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat4x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat4x2.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat4x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat4x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.mat4x3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat4x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat4x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.row_major_mat4x3.both
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat4x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat4x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.lowp.column_major_mat4x3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.float.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.float.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.float.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.vec2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.vec2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.vec2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.vec3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.vec3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.vec3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.vec4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.vec4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.vec4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.int.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.int.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.int.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.ivec2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.ivec2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.ivec2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.ivec3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.ivec3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.ivec3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.ivec4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.ivec4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.ivec4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.uint.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.uint.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.uint.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.uvec2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.uvec2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.uvec2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.uvec3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.uvec3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.uvec3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.uvec4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.uvec4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.uvec4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat2x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat2x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat2x3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat2x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat2x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat2x3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat2x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat2x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat2x3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat2x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat2x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat2x4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat2x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat2x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat2x4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat2x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat2x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat2x4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat3x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat3x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat3x2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat3x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat3x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat3x2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat3x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat3x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat3x2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat3x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat3x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat3x4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat3x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat3x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat3x4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat3x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat3x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat3x4.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat4x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat4x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat4x2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat4x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat4x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat4x2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat4x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat4x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat4x2.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat4x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat4x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.mat4x3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat4x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat4x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.row_major_mat4x3.both
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat4x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat4x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.mediump.column_major_mat4x3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.float.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.float.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.float.both
+dEQP-VK.ubo.single_basic_type.std140.highp.vec2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.vec2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.vec2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.vec3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.vec3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.vec3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.vec4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.vec4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.vec4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.int.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.int.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.int.both
+dEQP-VK.ubo.single_basic_type.std140.highp.ivec2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.ivec2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.ivec2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.ivec3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.ivec3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.ivec3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.ivec4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.ivec4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.ivec4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.uint.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.uint.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.uint.both
+dEQP-VK.ubo.single_basic_type.std140.highp.uvec2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.uvec2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.uvec2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.uvec3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.uvec3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.uvec3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.uvec4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.uvec4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.uvec4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.mat2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.mat2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.mat2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.mat3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.mat3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.mat3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.mat4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.mat4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.mat4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.mat2x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.mat2x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.mat2x3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat2x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat2x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat2x3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat2x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat2x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat2x3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.mat2x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.mat2x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.mat2x4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat2x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat2x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat2x4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat2x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat2x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat2x4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.mat3x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.mat3x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.mat3x2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat3x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat3x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat3x2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat3x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat3x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat3x2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.mat3x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.mat3x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.mat3x4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat3x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat3x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat3x4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat3x4.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat3x4.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat3x4.both
+dEQP-VK.ubo.single_basic_type.std140.highp.mat4x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.mat4x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.mat4x2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat4x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat4x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat4x2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat4x2.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat4x2.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat4x2.both
+dEQP-VK.ubo.single_basic_type.std140.highp.mat4x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.mat4x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.mat4x3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat4x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat4x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.row_major_mat4x3.both
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat4x3.vertex
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat4x3.fragment
+dEQP-VK.ubo.single_basic_type.std140.highp.column_major_mat4x3.both
+dEQP-VK.ubo.single_basic_array.std140.float.vertex
+dEQP-VK.ubo.single_basic_array.std140.float.fragment
+dEQP-VK.ubo.single_basic_array.std140.float.both
+dEQP-VK.ubo.single_basic_array.std140.vec2.vertex
+dEQP-VK.ubo.single_basic_array.std140.vec2.fragment
+dEQP-VK.ubo.single_basic_array.std140.vec2.both
+dEQP-VK.ubo.single_basic_array.std140.vec3.vertex
+dEQP-VK.ubo.single_basic_array.std140.vec3.fragment
+dEQP-VK.ubo.single_basic_array.std140.vec3.both
+dEQP-VK.ubo.single_basic_array.std140.vec4.vertex
+dEQP-VK.ubo.single_basic_array.std140.vec4.fragment
+dEQP-VK.ubo.single_basic_array.std140.vec4.both
+dEQP-VK.ubo.single_basic_array.std140.int.vertex
+dEQP-VK.ubo.single_basic_array.std140.int.fragment
+dEQP-VK.ubo.single_basic_array.std140.int.both
+dEQP-VK.ubo.single_basic_array.std140.ivec2.vertex
+dEQP-VK.ubo.single_basic_array.std140.ivec2.fragment
+dEQP-VK.ubo.single_basic_array.std140.ivec2.both
+dEQP-VK.ubo.single_basic_array.std140.ivec3.vertex
+dEQP-VK.ubo.single_basic_array.std140.ivec3.fragment
+dEQP-VK.ubo.single_basic_array.std140.ivec3.both
+dEQP-VK.ubo.single_basic_array.std140.ivec4.vertex
+dEQP-VK.ubo.single_basic_array.std140.ivec4.fragment
+dEQP-VK.ubo.single_basic_array.std140.ivec4.both
+dEQP-VK.ubo.single_basic_array.std140.uint.vertex
+dEQP-VK.ubo.single_basic_array.std140.uint.fragment
+dEQP-VK.ubo.single_basic_array.std140.uint.both
+dEQP-VK.ubo.single_basic_array.std140.uvec2.vertex
+dEQP-VK.ubo.single_basic_array.std140.uvec2.fragment
+dEQP-VK.ubo.single_basic_array.std140.uvec2.both
+dEQP-VK.ubo.single_basic_array.std140.uvec3.vertex
+dEQP-VK.ubo.single_basic_array.std140.uvec3.fragment
+dEQP-VK.ubo.single_basic_array.std140.uvec3.both
+dEQP-VK.ubo.single_basic_array.std140.uvec4.vertex
+dEQP-VK.ubo.single_basic_array.std140.uvec4.fragment
+dEQP-VK.ubo.single_basic_array.std140.uvec4.both
+dEQP-VK.ubo.single_basic_array.std140.bool.vertex
+dEQP-VK.ubo.single_basic_array.std140.bool.fragment
+dEQP-VK.ubo.single_basic_array.std140.bool.both
+dEQP-VK.ubo.single_basic_array.std140.bvec2.vertex
+dEQP-VK.ubo.single_basic_array.std140.bvec2.fragment
+dEQP-VK.ubo.single_basic_array.std140.bvec2.both
+dEQP-VK.ubo.single_basic_array.std140.bvec3.vertex
+dEQP-VK.ubo.single_basic_array.std140.bvec3.fragment
+dEQP-VK.ubo.single_basic_array.std140.bvec3.both
+dEQP-VK.ubo.single_basic_array.std140.bvec4.vertex
+dEQP-VK.ubo.single_basic_array.std140.bvec4.fragment
+dEQP-VK.ubo.single_basic_array.std140.bvec4.both
+dEQP-VK.ubo.single_basic_array.std140.mat2.vertex
+dEQP-VK.ubo.single_basic_array.std140.mat2.fragment
+dEQP-VK.ubo.single_basic_array.std140.mat2.both
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat2.vertex
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat2.fragment
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat2.both
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat2.vertex
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat2.fragment
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat2.both
+dEQP-VK.ubo.single_basic_array.std140.mat3.vertex
+dEQP-VK.ubo.single_basic_array.std140.mat3.fragment
+dEQP-VK.ubo.single_basic_array.std140.mat3.both
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat3.vertex
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat3.fragment
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat3.both
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat3.vertex
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat3.fragment
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat3.both
+dEQP-VK.ubo.single_basic_array.std140.mat4.vertex
+dEQP-VK.ubo.single_basic_array.std140.mat4.fragment
+dEQP-VK.ubo.single_basic_array.std140.mat4.both
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat4.vertex
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat4.fragment
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat4.both
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat4.vertex
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat4.fragment
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat4.both
+dEQP-VK.ubo.single_basic_array.std140.mat2x3.vertex
+dEQP-VK.ubo.single_basic_array.std140.mat2x3.fragment
+dEQP-VK.ubo.single_basic_array.std140.mat2x3.both
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x3.vertex
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x3.fragment
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x3.both
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x3.vertex
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x3.fragment
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x3.both
+dEQP-VK.ubo.single_basic_array.std140.mat2x4.vertex
+dEQP-VK.ubo.single_basic_array.std140.mat2x4.fragment
+dEQP-VK.ubo.single_basic_array.std140.mat2x4.both
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x4.vertex
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x4.fragment
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat2x4.both
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x4.vertex
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x4.fragment
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat2x4.both
+dEQP-VK.ubo.single_basic_array.std140.mat3x2.vertex
+dEQP-VK.ubo.single_basic_array.std140.mat3x2.fragment
+dEQP-VK.ubo.single_basic_array.std140.mat3x2.both
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x2.vertex
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x2.fragment
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x2.both
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x2.vertex
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x2.fragment
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x2.both
+dEQP-VK.ubo.single_basic_array.std140.mat3x4.vertex
+dEQP-VK.ubo.single_basic_array.std140.mat3x4.fragment
+dEQP-VK.ubo.single_basic_array.std140.mat3x4.both
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x4.vertex
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x4.fragment
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat3x4.both
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x4.vertex
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x4.fragment
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat3x4.both
+dEQP-VK.ubo.single_basic_array.std140.mat4x2.vertex
+dEQP-VK.ubo.single_basic_array.std140.mat4x2.fragment
+dEQP-VK.ubo.single_basic_array.std140.mat4x2.both
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x2.vertex
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x2.fragment
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x2.both
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x2.vertex
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x2.fragment
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x2.both
+dEQP-VK.ubo.single_basic_array.std140.mat4x3.vertex
+dEQP-VK.ubo.single_basic_array.std140.mat4x3.fragment
+dEQP-VK.ubo.single_basic_array.std140.mat4x3.both
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x3.vertex
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x3.fragment
+dEQP-VK.ubo.single_basic_array.std140.row_major_mat4x3.both
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x3.vertex
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x3.fragment
+dEQP-VK.ubo.single_basic_array.std140.column_major_mat4x3.both
 dEQP-VK.ubo.single_struct.per_block_buffer.std140_vertex
 dEQP-VK.ubo.single_struct.per_block_buffer.std140_fragment
 dEQP-VK.ubo.single_struct.per_block_buffer.std140_both
@@ -79940,135 +81219,135 @@ dEQP-VK.ubo.single_nested_struct_array.per_block_buffer.std140_instance_array_bo
 dEQP-VK.ubo.single_nested_struct_array.single_buffer.std140_instance_array_vertex
 dEQP-VK.ubo.single_nested_struct_array.single_buffer.std140_instance_array_fragment
 dEQP-VK.ubo.single_nested_struct_array.single_buffer.std140_instance_array_both
-dEQP-VK.ubo.instance_array_basic_type.std140.float_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.float_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.float_both
-dEQP-VK.ubo.instance_array_basic_type.std140.vec2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.vec2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.vec2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.vec3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.vec3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.vec3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.vec4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.vec4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.vec4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.int_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.int_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.int_both
-dEQP-VK.ubo.instance_array_basic_type.std140.ivec2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.ivec2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.ivec2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.ivec3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.ivec3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.ivec3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.ivec4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.ivec4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.ivec4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.uint_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.uint_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.uint_both
-dEQP-VK.ubo.instance_array_basic_type.std140.uvec2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.uvec2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.uvec2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.uvec3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.uvec3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.uvec3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.uvec4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.uvec4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.uvec4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.bool_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.bool_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.bool_both
-dEQP-VK.ubo.instance_array_basic_type.std140.bvec2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.bvec2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.bvec2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.bvec3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.bvec3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.bvec3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.bvec4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.bvec4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.bvec4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.mat2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.mat2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.mat2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.mat3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.mat3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.mat3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.mat4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.mat4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.mat4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.mat2x3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.mat2x3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.mat2x3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.mat2x4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.mat2x4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.mat2x4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.mat3x2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.mat3x2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.mat3x2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.mat3x4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.mat3x4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.mat3x4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x4_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x4_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x4_both
-dEQP-VK.ubo.instance_array_basic_type.std140.mat4x2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.mat4x2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.mat4x2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x2_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x2_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x2_both
-dEQP-VK.ubo.instance_array_basic_type.std140.mat4x3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.mat4x3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.mat4x3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x3_both
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x3_vertex
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x3_fragment
-dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x3_both
+dEQP-VK.ubo.instance_array_basic_type.std140.float.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.float.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.float.both
+dEQP-VK.ubo.instance_array_basic_type.std140.vec2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.vec2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.vec2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.vec3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.vec3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.vec3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.vec4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.vec4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.vec4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.int.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.int.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.int.both
+dEQP-VK.ubo.instance_array_basic_type.std140.ivec2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.ivec2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.ivec2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.ivec3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.ivec3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.ivec3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.ivec4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.ivec4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.ivec4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.uint.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.uint.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.uint.both
+dEQP-VK.ubo.instance_array_basic_type.std140.uvec2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.uvec2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.uvec2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.uvec3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.uvec3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.uvec3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.uvec4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.uvec4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.uvec4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.bool.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.bool.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.bool.both
+dEQP-VK.ubo.instance_array_basic_type.std140.bvec2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.bvec2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.bvec2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.bvec3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.bvec3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.bvec3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.bvec4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.bvec4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.bvec4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.mat2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.mat2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.mat2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.mat3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.mat3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.mat3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.mat4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.mat4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.mat4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.mat2x3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.mat2x3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.mat2x3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.mat2x4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.mat2x4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.mat2x4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat2x4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat2x4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.mat3x2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.mat3x2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.mat3x2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.mat3x4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.mat3x4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.mat3x4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat3x4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x4.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x4.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat3x4.both
+dEQP-VK.ubo.instance_array_basic_type.std140.mat4x2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.mat4x2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.mat4x2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x2.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x2.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x2.both
+dEQP-VK.ubo.instance_array_basic_type.std140.mat4x3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.mat4x3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.mat4x3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.row_major_mat4x3.both
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x3.vertex
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x3.fragment
+dEQP-VK.ubo.instance_array_basic_type.std140.column_major_mat4x3.both
 dEQP-VK.ubo.multi_basic_types.per_block_buffer.std140_vertex
 dEQP-VK.ubo.multi_basic_types.per_block_buffer.std140_fragment
 dEQP-VK.ubo.multi_basic_types.per_block_buffer.std140_both
@@ -81827,318 +83106,318 @@ dEQP-VK.compute.builtin_var.work_group_id
 dEQP-VK.compute.builtin_var.local_invocation_id
 dEQP-VK.compute.builtin_var.global_invocation_id
 dEQP-VK.compute.builtin_var.local_invocation_index
-dEQP-VK.image.store.1d.r32g32b32a32_sfloat
-dEQP-VK.image.store.1d.r16g16b16a16_sfloat
-dEQP-VK.image.store.1d.r32_sfloat
-dEQP-VK.image.store.1d.r32g32b32a32_uint
-dEQP-VK.image.store.1d.r16g16b16a16_uint
-dEQP-VK.image.store.1d.r8g8b8a8_uint
-dEQP-VK.image.store.1d.r32_uint
-dEQP-VK.image.store.1d.r32g32b32a32_sint
-dEQP-VK.image.store.1d.r16g16b16a16_sint
-dEQP-VK.image.store.1d.r8g8b8a8_sint
-dEQP-VK.image.store.1d.r32_sint
-dEQP-VK.image.store.1d.r8g8b8a8_unorm
-dEQP-VK.image.store.1d.r8g8b8a8_snorm
-dEQP-VK.image.store.1d_array.r32g32b32a32_sfloat
-dEQP-VK.image.store.1d_array.r32g32b32a32_sfloat_single_layer
-dEQP-VK.image.store.1d_array.r16g16b16a16_sfloat
-dEQP-VK.image.store.1d_array.r16g16b16a16_sfloat_single_layer
-dEQP-VK.image.store.1d_array.r32_sfloat
-dEQP-VK.image.store.1d_array.r32_sfloat_single_layer
-dEQP-VK.image.store.1d_array.r32g32b32a32_uint
-dEQP-VK.image.store.1d_array.r32g32b32a32_uint_single_layer
-dEQP-VK.image.store.1d_array.r16g16b16a16_uint
-dEQP-VK.image.store.1d_array.r16g16b16a16_uint_single_layer
-dEQP-VK.image.store.1d_array.r8g8b8a8_uint
-dEQP-VK.image.store.1d_array.r8g8b8a8_uint_single_layer
-dEQP-VK.image.store.1d_array.r32_uint
-dEQP-VK.image.store.1d_array.r32_uint_single_layer
-dEQP-VK.image.store.1d_array.r32g32b32a32_sint
-dEQP-VK.image.store.1d_array.r32g32b32a32_sint_single_layer
-dEQP-VK.image.store.1d_array.r16g16b16a16_sint
-dEQP-VK.image.store.1d_array.r16g16b16a16_sint_single_layer
-dEQP-VK.image.store.1d_array.r8g8b8a8_sint
-dEQP-VK.image.store.1d_array.r8g8b8a8_sint_single_layer
-dEQP-VK.image.store.1d_array.r32_sint
-dEQP-VK.image.store.1d_array.r32_sint_single_layer
-dEQP-VK.image.store.1d_array.r8g8b8a8_unorm
-dEQP-VK.image.store.1d_array.r8g8b8a8_unorm_single_layer
-dEQP-VK.image.store.1d_array.r8g8b8a8_snorm
-dEQP-VK.image.store.1d_array.r8g8b8a8_snorm_single_layer
-dEQP-VK.image.store.2d.r32g32b32a32_sfloat
-dEQP-VK.image.store.2d.r16g16b16a16_sfloat
-dEQP-VK.image.store.2d.r32_sfloat
-dEQP-VK.image.store.2d.r32g32b32a32_uint
-dEQP-VK.image.store.2d.r16g16b16a16_uint
-dEQP-VK.image.store.2d.r8g8b8a8_uint
-dEQP-VK.image.store.2d.r32_uint
-dEQP-VK.image.store.2d.r32g32b32a32_sint
-dEQP-VK.image.store.2d.r16g16b16a16_sint
-dEQP-VK.image.store.2d.r8g8b8a8_sint
-dEQP-VK.image.store.2d.r32_sint
-dEQP-VK.image.store.2d.r8g8b8a8_unorm
-dEQP-VK.image.store.2d.r8g8b8a8_snorm
-dEQP-VK.image.store.2d_array.r32g32b32a32_sfloat
-dEQP-VK.image.store.2d_array.r32g32b32a32_sfloat_single_layer
-dEQP-VK.image.store.2d_array.r16g16b16a16_sfloat
-dEQP-VK.image.store.2d_array.r16g16b16a16_sfloat_single_layer
-dEQP-VK.image.store.2d_array.r32_sfloat
-dEQP-VK.image.store.2d_array.r32_sfloat_single_layer
-dEQP-VK.image.store.2d_array.r32g32b32a32_uint
-dEQP-VK.image.store.2d_array.r32g32b32a32_uint_single_layer
-dEQP-VK.image.store.2d_array.r16g16b16a16_uint
-dEQP-VK.image.store.2d_array.r16g16b16a16_uint_single_layer
-dEQP-VK.image.store.2d_array.r8g8b8a8_uint
-dEQP-VK.image.store.2d_array.r8g8b8a8_uint_single_layer
-dEQP-VK.image.store.2d_array.r32_uint
-dEQP-VK.image.store.2d_array.r32_uint_single_layer
-dEQP-VK.image.store.2d_array.r32g32b32a32_sint
-dEQP-VK.image.store.2d_array.r32g32b32a32_sint_single_layer
-dEQP-VK.image.store.2d_array.r16g16b16a16_sint
-dEQP-VK.image.store.2d_array.r16g16b16a16_sint_single_layer
-dEQP-VK.image.store.2d_array.r8g8b8a8_sint
-dEQP-VK.image.store.2d_array.r8g8b8a8_sint_single_layer
-dEQP-VK.image.store.2d_array.r32_sint
-dEQP-VK.image.store.2d_array.r32_sint_single_layer
-dEQP-VK.image.store.2d_array.r8g8b8a8_unorm
-dEQP-VK.image.store.2d_array.r8g8b8a8_unorm_single_layer
-dEQP-VK.image.store.2d_array.r8g8b8a8_snorm
-dEQP-VK.image.store.2d_array.r8g8b8a8_snorm_single_layer
-dEQP-VK.image.store.3d.r32g32b32a32_sfloat
-dEQP-VK.image.store.3d.r16g16b16a16_sfloat
-dEQP-VK.image.store.3d.r32_sfloat
-dEQP-VK.image.store.3d.r32g32b32a32_uint
-dEQP-VK.image.store.3d.r16g16b16a16_uint
-dEQP-VK.image.store.3d.r8g8b8a8_uint
-dEQP-VK.image.store.3d.r32_uint
-dEQP-VK.image.store.3d.r32g32b32a32_sint
-dEQP-VK.image.store.3d.r16g16b16a16_sint
-dEQP-VK.image.store.3d.r8g8b8a8_sint
-dEQP-VK.image.store.3d.r32_sint
-dEQP-VK.image.store.3d.r8g8b8a8_unorm
-dEQP-VK.image.store.3d.r8g8b8a8_snorm
-dEQP-VK.image.store.cube.r32g32b32a32_sfloat
-dEQP-VK.image.store.cube.r32g32b32a32_sfloat_single_layer
-dEQP-VK.image.store.cube.r16g16b16a16_sfloat
-dEQP-VK.image.store.cube.r16g16b16a16_sfloat_single_layer
-dEQP-VK.image.store.cube.r32_sfloat
-dEQP-VK.image.store.cube.r32_sfloat_single_layer
-dEQP-VK.image.store.cube.r32g32b32a32_uint
-dEQP-VK.image.store.cube.r32g32b32a32_uint_single_layer
-dEQP-VK.image.store.cube.r16g16b16a16_uint
-dEQP-VK.image.store.cube.r16g16b16a16_uint_single_layer
-dEQP-VK.image.store.cube.r8g8b8a8_uint
-dEQP-VK.image.store.cube.r8g8b8a8_uint_single_layer
-dEQP-VK.image.store.cube.r32_uint
-dEQP-VK.image.store.cube.r32_uint_single_layer
-dEQP-VK.image.store.cube.r32g32b32a32_sint
-dEQP-VK.image.store.cube.r32g32b32a32_sint_single_layer
-dEQP-VK.image.store.cube.r16g16b16a16_sint
-dEQP-VK.image.store.cube.r16g16b16a16_sint_single_layer
-dEQP-VK.image.store.cube.r8g8b8a8_sint
-dEQP-VK.image.store.cube.r8g8b8a8_sint_single_layer
-dEQP-VK.image.store.cube.r32_sint
-dEQP-VK.image.store.cube.r32_sint_single_layer
-dEQP-VK.image.store.cube.r8g8b8a8_unorm
-dEQP-VK.image.store.cube.r8g8b8a8_unorm_single_layer
-dEQP-VK.image.store.cube.r8g8b8a8_snorm
-dEQP-VK.image.store.cube.r8g8b8a8_snorm_single_layer
-dEQP-VK.image.store.cube_array.r32g32b32a32_sfloat
-dEQP-VK.image.store.cube_array.r32g32b32a32_sfloat_single_layer
-dEQP-VK.image.store.cube_array.r16g16b16a16_sfloat
-dEQP-VK.image.store.cube_array.r16g16b16a16_sfloat_single_layer
-dEQP-VK.image.store.cube_array.r32_sfloat
-dEQP-VK.image.store.cube_array.r32_sfloat_single_layer
-dEQP-VK.image.store.cube_array.r32g32b32a32_uint
-dEQP-VK.image.store.cube_array.r32g32b32a32_uint_single_layer
-dEQP-VK.image.store.cube_array.r16g16b16a16_uint
-dEQP-VK.image.store.cube_array.r16g16b16a16_uint_single_layer
-dEQP-VK.image.store.cube_array.r8g8b8a8_uint
-dEQP-VK.image.store.cube_array.r8g8b8a8_uint_single_layer
-dEQP-VK.image.store.cube_array.r32_uint
-dEQP-VK.image.store.cube_array.r32_uint_single_layer
-dEQP-VK.image.store.cube_array.r32g32b32a32_sint
-dEQP-VK.image.store.cube_array.r32g32b32a32_sint_single_layer
-dEQP-VK.image.store.cube_array.r16g16b16a16_sint
-dEQP-VK.image.store.cube_array.r16g16b16a16_sint_single_layer
-dEQP-VK.image.store.cube_array.r8g8b8a8_sint
-dEQP-VK.image.store.cube_array.r8g8b8a8_sint_single_layer
-dEQP-VK.image.store.cube_array.r32_sint
-dEQP-VK.image.store.cube_array.r32_sint_single_layer
-dEQP-VK.image.store.cube_array.r8g8b8a8_unorm
-dEQP-VK.image.store.cube_array.r8g8b8a8_unorm_single_layer
-dEQP-VK.image.store.cube_array.r8g8b8a8_snorm
-dEQP-VK.image.store.cube_array.r8g8b8a8_snorm_single_layer
-dEQP-VK.image.store.buffer.r32g32b32a32_sfloat
-dEQP-VK.image.store.buffer.r16g16b16a16_sfloat
-dEQP-VK.image.store.buffer.r32_sfloat
-dEQP-VK.image.store.buffer.r32g32b32a32_uint
-dEQP-VK.image.store.buffer.r16g16b16a16_uint
-dEQP-VK.image.store.buffer.r8g8b8a8_uint
-dEQP-VK.image.store.buffer.r32_uint
-dEQP-VK.image.store.buffer.r32g32b32a32_sint
-dEQP-VK.image.store.buffer.r16g16b16a16_sint
-dEQP-VK.image.store.buffer.r8g8b8a8_sint
-dEQP-VK.image.store.buffer.r32_sint
-dEQP-VK.image.store.buffer.r8g8b8a8_unorm
-dEQP-VK.image.store.buffer.r8g8b8a8_snorm
-dEQP-VK.image.load_store.1d.r32g32b32a32_sfloat
-dEQP-VK.image.load_store.1d.r16g16b16a16_sfloat
-dEQP-VK.image.load_store.1d.r32_sfloat
-dEQP-VK.image.load_store.1d.r32g32b32a32_uint
-dEQP-VK.image.load_store.1d.r16g16b16a16_uint
-dEQP-VK.image.load_store.1d.r8g8b8a8_uint
-dEQP-VK.image.load_store.1d.r32_uint
-dEQP-VK.image.load_store.1d.r32g32b32a32_sint
-dEQP-VK.image.load_store.1d.r16g16b16a16_sint
-dEQP-VK.image.load_store.1d.r8g8b8a8_sint
-dEQP-VK.image.load_store.1d.r32_sint
-dEQP-VK.image.load_store.1d.r8g8b8a8_unorm
-dEQP-VK.image.load_store.1d.r8g8b8a8_snorm
-dEQP-VK.image.load_store.1d_array.r32g32b32a32_sfloat
-dEQP-VK.image.load_store.1d_array.r32g32b32a32_sfloat_single_layer
-dEQP-VK.image.load_store.1d_array.r16g16b16a16_sfloat
-dEQP-VK.image.load_store.1d_array.r16g16b16a16_sfloat_single_layer
-dEQP-VK.image.load_store.1d_array.r32_sfloat
-dEQP-VK.image.load_store.1d_array.r32_sfloat_single_layer
-dEQP-VK.image.load_store.1d_array.r32g32b32a32_uint
-dEQP-VK.image.load_store.1d_array.r32g32b32a32_uint_single_layer
-dEQP-VK.image.load_store.1d_array.r16g16b16a16_uint
-dEQP-VK.image.load_store.1d_array.r16g16b16a16_uint_single_layer
-dEQP-VK.image.load_store.1d_array.r8g8b8a8_uint
-dEQP-VK.image.load_store.1d_array.r8g8b8a8_uint_single_layer
-dEQP-VK.image.load_store.1d_array.r32_uint
-dEQP-VK.image.load_store.1d_array.r32_uint_single_layer
-dEQP-VK.image.load_store.1d_array.r32g32b32a32_sint
-dEQP-VK.image.load_store.1d_array.r32g32b32a32_sint_single_layer
-dEQP-VK.image.load_store.1d_array.r16g16b16a16_sint
-dEQP-VK.image.load_store.1d_array.r16g16b16a16_sint_single_layer
-dEQP-VK.image.load_store.1d_array.r8g8b8a8_sint
-dEQP-VK.image.load_store.1d_array.r8g8b8a8_sint_single_layer
-dEQP-VK.image.load_store.1d_array.r32_sint
-dEQP-VK.image.load_store.1d_array.r32_sint_single_layer
-dEQP-VK.image.load_store.1d_array.r8g8b8a8_unorm
-dEQP-VK.image.load_store.1d_array.r8g8b8a8_unorm_single_layer
-dEQP-VK.image.load_store.1d_array.r8g8b8a8_snorm
-dEQP-VK.image.load_store.1d_array.r8g8b8a8_snorm_single_layer
-dEQP-VK.image.load_store.2d.r32g32b32a32_sfloat
-dEQP-VK.image.load_store.2d.r16g16b16a16_sfloat
-dEQP-VK.image.load_store.2d.r32_sfloat
-dEQP-VK.image.load_store.2d.r32g32b32a32_uint
-dEQP-VK.image.load_store.2d.r16g16b16a16_uint
-dEQP-VK.image.load_store.2d.r8g8b8a8_uint
-dEQP-VK.image.load_store.2d.r32_uint
-dEQP-VK.image.load_store.2d.r32g32b32a32_sint
-dEQP-VK.image.load_store.2d.r16g16b16a16_sint
-dEQP-VK.image.load_store.2d.r8g8b8a8_sint
-dEQP-VK.image.load_store.2d.r32_sint
-dEQP-VK.image.load_store.2d.r8g8b8a8_unorm
-dEQP-VK.image.load_store.2d.r8g8b8a8_snorm
-dEQP-VK.image.load_store.2d_array.r32g32b32a32_sfloat
-dEQP-VK.image.load_store.2d_array.r32g32b32a32_sfloat_single_layer
-dEQP-VK.image.load_store.2d_array.r16g16b16a16_sfloat
-dEQP-VK.image.load_store.2d_array.r16g16b16a16_sfloat_single_layer
-dEQP-VK.image.load_store.2d_array.r32_sfloat
-dEQP-VK.image.load_store.2d_array.r32_sfloat_single_layer
-dEQP-VK.image.load_store.2d_array.r32g32b32a32_uint
-dEQP-VK.image.load_store.2d_array.r32g32b32a32_uint_single_layer
-dEQP-VK.image.load_store.2d_array.r16g16b16a16_uint
-dEQP-VK.image.load_store.2d_array.r16g16b16a16_uint_single_layer
-dEQP-VK.image.load_store.2d_array.r8g8b8a8_uint
-dEQP-VK.image.load_store.2d_array.r8g8b8a8_uint_single_layer
-dEQP-VK.image.load_store.2d_array.r32_uint
-dEQP-VK.image.load_store.2d_array.r32_uint_single_layer
-dEQP-VK.image.load_store.2d_array.r32g32b32a32_sint
-dEQP-VK.image.load_store.2d_array.r32g32b32a32_sint_single_layer
-dEQP-VK.image.load_store.2d_array.r16g16b16a16_sint
-dEQP-VK.image.load_store.2d_array.r16g16b16a16_sint_single_layer
-dEQP-VK.image.load_store.2d_array.r8g8b8a8_sint
-dEQP-VK.image.load_store.2d_array.r8g8b8a8_sint_single_layer
-dEQP-VK.image.load_store.2d_array.r32_sint
-dEQP-VK.image.load_store.2d_array.r32_sint_single_layer
-dEQP-VK.image.load_store.2d_array.r8g8b8a8_unorm
-dEQP-VK.image.load_store.2d_array.r8g8b8a8_unorm_single_layer
-dEQP-VK.image.load_store.2d_array.r8g8b8a8_snorm
-dEQP-VK.image.load_store.2d_array.r8g8b8a8_snorm_single_layer
-dEQP-VK.image.load_store.3d.r32g32b32a32_sfloat
-dEQP-VK.image.load_store.3d.r16g16b16a16_sfloat
-dEQP-VK.image.load_store.3d.r32_sfloat
-dEQP-VK.image.load_store.3d.r32g32b32a32_uint
-dEQP-VK.image.load_store.3d.r16g16b16a16_uint
-dEQP-VK.image.load_store.3d.r8g8b8a8_uint
-dEQP-VK.image.load_store.3d.r32_uint
-dEQP-VK.image.load_store.3d.r32g32b32a32_sint
-dEQP-VK.image.load_store.3d.r16g16b16a16_sint
-dEQP-VK.image.load_store.3d.r8g8b8a8_sint
-dEQP-VK.image.load_store.3d.r32_sint
-dEQP-VK.image.load_store.3d.r8g8b8a8_unorm
-dEQP-VK.image.load_store.3d.r8g8b8a8_snorm
-dEQP-VK.image.load_store.cube.r32g32b32a32_sfloat
-dEQP-VK.image.load_store.cube.r32g32b32a32_sfloat_single_layer
-dEQP-VK.image.load_store.cube.r16g16b16a16_sfloat
-dEQP-VK.image.load_store.cube.r16g16b16a16_sfloat_single_layer
-dEQP-VK.image.load_store.cube.r32_sfloat
-dEQP-VK.image.load_store.cube.r32_sfloat_single_layer
-dEQP-VK.image.load_store.cube.r32g32b32a32_uint
-dEQP-VK.image.load_store.cube.r32g32b32a32_uint_single_layer
-dEQP-VK.image.load_store.cube.r16g16b16a16_uint
-dEQP-VK.image.load_store.cube.r16g16b16a16_uint_single_layer
-dEQP-VK.image.load_store.cube.r8g8b8a8_uint
-dEQP-VK.image.load_store.cube.r8g8b8a8_uint_single_layer
-dEQP-VK.image.load_store.cube.r32_uint
-dEQP-VK.image.load_store.cube.r32_uint_single_layer
-dEQP-VK.image.load_store.cube.r32g32b32a32_sint
-dEQP-VK.image.load_store.cube.r32g32b32a32_sint_single_layer
-dEQP-VK.image.load_store.cube.r16g16b16a16_sint
-dEQP-VK.image.load_store.cube.r16g16b16a16_sint_single_layer
-dEQP-VK.image.load_store.cube.r8g8b8a8_sint
-dEQP-VK.image.load_store.cube.r8g8b8a8_sint_single_layer
-dEQP-VK.image.load_store.cube.r32_sint
-dEQP-VK.image.load_store.cube.r32_sint_single_layer
-dEQP-VK.image.load_store.cube.r8g8b8a8_unorm
-dEQP-VK.image.load_store.cube.r8g8b8a8_unorm_single_layer
-dEQP-VK.image.load_store.cube.r8g8b8a8_snorm
-dEQP-VK.image.load_store.cube.r8g8b8a8_snorm_single_layer
-dEQP-VK.image.load_store.cube_array.r32g32b32a32_sfloat
-dEQP-VK.image.load_store.cube_array.r32g32b32a32_sfloat_single_layer
-dEQP-VK.image.load_store.cube_array.r16g16b16a16_sfloat
-dEQP-VK.image.load_store.cube_array.r16g16b16a16_sfloat_single_layer
-dEQP-VK.image.load_store.cube_array.r32_sfloat
-dEQP-VK.image.load_store.cube_array.r32_sfloat_single_layer
-dEQP-VK.image.load_store.cube_array.r32g32b32a32_uint
-dEQP-VK.image.load_store.cube_array.r32g32b32a32_uint_single_layer
-dEQP-VK.image.load_store.cube_array.r16g16b16a16_uint
-dEQP-VK.image.load_store.cube_array.r16g16b16a16_uint_single_layer
-dEQP-VK.image.load_store.cube_array.r8g8b8a8_uint
-dEQP-VK.image.load_store.cube_array.r8g8b8a8_uint_single_layer
-dEQP-VK.image.load_store.cube_array.r32_uint
-dEQP-VK.image.load_store.cube_array.r32_uint_single_layer
-dEQP-VK.image.load_store.cube_array.r32g32b32a32_sint
-dEQP-VK.image.load_store.cube_array.r32g32b32a32_sint_single_layer
-dEQP-VK.image.load_store.cube_array.r16g16b16a16_sint
-dEQP-VK.image.load_store.cube_array.r16g16b16a16_sint_single_layer
-dEQP-VK.image.load_store.cube_array.r8g8b8a8_sint
-dEQP-VK.image.load_store.cube_array.r8g8b8a8_sint_single_layer
-dEQP-VK.image.load_store.cube_array.r32_sint
-dEQP-VK.image.load_store.cube_array.r32_sint_single_layer
-dEQP-VK.image.load_store.cube_array.r8g8b8a8_unorm
-dEQP-VK.image.load_store.cube_array.r8g8b8a8_unorm_single_layer
-dEQP-VK.image.load_store.cube_array.r8g8b8a8_snorm
-dEQP-VK.image.load_store.cube_array.r8g8b8a8_snorm_single_layer
-dEQP-VK.image.load_store.buffer.r32g32b32a32_sfloat
-dEQP-VK.image.load_store.buffer.r16g16b16a16_sfloat
-dEQP-VK.image.load_store.buffer.r32_sfloat
-dEQP-VK.image.load_store.buffer.r32g32b32a32_uint
-dEQP-VK.image.load_store.buffer.r16g16b16a16_uint
-dEQP-VK.image.load_store.buffer.r8g8b8a8_uint
-dEQP-VK.image.load_store.buffer.r32_uint
-dEQP-VK.image.load_store.buffer.r32g32b32a32_sint
-dEQP-VK.image.load_store.buffer.r16g16b16a16_sint
-dEQP-VK.image.load_store.buffer.r8g8b8a8_sint
-dEQP-VK.image.load_store.buffer.r32_sint
-dEQP-VK.image.load_store.buffer.r8g8b8a8_unorm
-dEQP-VK.image.load_store.buffer.r8g8b8a8_snorm
+dEQP-VK.image.store.with_format.1d.r32g32b32a32_sfloat
+dEQP-VK.image.store.with_format.1d.r16g16b16a16_sfloat
+dEQP-VK.image.store.with_format.1d.r32_sfloat
+dEQP-VK.image.store.with_format.1d.r32g32b32a32_uint
+dEQP-VK.image.store.with_format.1d.r16g16b16a16_uint
+dEQP-VK.image.store.with_format.1d.r8g8b8a8_uint
+dEQP-VK.image.store.with_format.1d.r32_uint
+dEQP-VK.image.store.with_format.1d.r32g32b32a32_sint
+dEQP-VK.image.store.with_format.1d.r16g16b16a16_sint
+dEQP-VK.image.store.with_format.1d.r8g8b8a8_sint
+dEQP-VK.image.store.with_format.1d.r32_sint
+dEQP-VK.image.store.with_format.1d.r8g8b8a8_unorm
+dEQP-VK.image.store.with_format.1d.r8g8b8a8_snorm
+dEQP-VK.image.store.with_format.1d_array.r32g32b32a32_sfloat
+dEQP-VK.image.store.with_format.1d_array.r32g32b32a32_sfloat_single_layer
+dEQP-VK.image.store.with_format.1d_array.r16g16b16a16_sfloat
+dEQP-VK.image.store.with_format.1d_array.r16g16b16a16_sfloat_single_layer
+dEQP-VK.image.store.with_format.1d_array.r32_sfloat
+dEQP-VK.image.store.with_format.1d_array.r32_sfloat_single_layer
+dEQP-VK.image.store.with_format.1d_array.r32g32b32a32_uint
+dEQP-VK.image.store.with_format.1d_array.r32g32b32a32_uint_single_layer
+dEQP-VK.image.store.with_format.1d_array.r16g16b16a16_uint
+dEQP-VK.image.store.with_format.1d_array.r16g16b16a16_uint_single_layer
+dEQP-VK.image.store.with_format.1d_array.r8g8b8a8_uint
+dEQP-VK.image.store.with_format.1d_array.r8g8b8a8_uint_single_layer
+dEQP-VK.image.store.with_format.1d_array.r32_uint
+dEQP-VK.image.store.with_format.1d_array.r32_uint_single_layer
+dEQP-VK.image.store.with_format.1d_array.r32g32b32a32_sint
+dEQP-VK.image.store.with_format.1d_array.r32g32b32a32_sint_single_layer
+dEQP-VK.image.store.with_format.1d_array.r16g16b16a16_sint
+dEQP-VK.image.store.with_format.1d_array.r16g16b16a16_sint_single_layer
+dEQP-VK.image.store.with_format.1d_array.r8g8b8a8_sint
+dEQP-VK.image.store.with_format.1d_array.r8g8b8a8_sint_single_layer
+dEQP-VK.image.store.with_format.1d_array.r32_sint
+dEQP-VK.image.store.with_format.1d_array.r32_sint_single_layer
+dEQP-VK.image.store.with_format.1d_array.r8g8b8a8_unorm
+dEQP-VK.image.store.with_format.1d_array.r8g8b8a8_unorm_single_layer
+dEQP-VK.image.store.with_format.1d_array.r8g8b8a8_snorm
+dEQP-VK.image.store.with_format.1d_array.r8g8b8a8_snorm_single_layer
+dEQP-VK.image.store.with_format.2d.r32g32b32a32_sfloat
+dEQP-VK.image.store.with_format.2d.r16g16b16a16_sfloat
+dEQP-VK.image.store.with_format.2d.r32_sfloat
+dEQP-VK.image.store.with_format.2d.r32g32b32a32_uint
+dEQP-VK.image.store.with_format.2d.r16g16b16a16_uint
+dEQP-VK.image.store.with_format.2d.r8g8b8a8_uint
+dEQP-VK.image.store.with_format.2d.r32_uint
+dEQP-VK.image.store.with_format.2d.r32g32b32a32_sint
+dEQP-VK.image.store.with_format.2d.r16g16b16a16_sint
+dEQP-VK.image.store.with_format.2d.r8g8b8a8_sint
+dEQP-VK.image.store.with_format.2d.r32_sint
+dEQP-VK.image.store.with_format.2d.r8g8b8a8_unorm
+dEQP-VK.image.store.with_format.2d.r8g8b8a8_snorm
+dEQP-VK.image.store.with_format.2d_array.r32g32b32a32_sfloat
+dEQP-VK.image.store.with_format.2d_array.r32g32b32a32_sfloat_single_layer
+dEQP-VK.image.store.with_format.2d_array.r16g16b16a16_sfloat
+dEQP-VK.image.store.with_format.2d_array.r16g16b16a16_sfloat_single_layer
+dEQP-VK.image.store.with_format.2d_array.r32_sfloat
+dEQP-VK.image.store.with_format.2d_array.r32_sfloat_single_layer
+dEQP-VK.image.store.with_format.2d_array.r32g32b32a32_uint
+dEQP-VK.image.store.with_format.2d_array.r32g32b32a32_uint_single_layer
+dEQP-VK.image.store.with_format.2d_array.r16g16b16a16_uint
+dEQP-VK.image.store.with_format.2d_array.r16g16b16a16_uint_single_layer
+dEQP-VK.image.store.with_format.2d_array.r8g8b8a8_uint
+dEQP-VK.image.store.with_format.2d_array.r8g8b8a8_uint_single_layer
+dEQP-VK.image.store.with_format.2d_array.r32_uint
+dEQP-VK.image.store.with_format.2d_array.r32_uint_single_layer
+dEQP-VK.image.store.with_format.2d_array.r32g32b32a32_sint
+dEQP-VK.image.store.with_format.2d_array.r32g32b32a32_sint_single_layer
+dEQP-VK.image.store.with_format.2d_array.r16g16b16a16_sint
+dEQP-VK.image.store.with_format.2d_array.r16g16b16a16_sint_single_layer
+dEQP-VK.image.store.with_format.2d_array.r8g8b8a8_sint
+dEQP-VK.image.store.with_format.2d_array.r8g8b8a8_sint_single_layer
+dEQP-VK.image.store.with_format.2d_array.r32_sint
+dEQP-VK.image.store.with_format.2d_array.r32_sint_single_layer
+dEQP-VK.image.store.with_format.2d_array.r8g8b8a8_unorm
+dEQP-VK.image.store.with_format.2d_array.r8g8b8a8_unorm_single_layer
+dEQP-VK.image.store.with_format.2d_array.r8g8b8a8_snorm
+dEQP-VK.image.store.with_format.2d_array.r8g8b8a8_snorm_single_layer
+dEQP-VK.image.store.with_format.3d.r32g32b32a32_sfloat
+dEQP-VK.image.store.with_format.3d.r16g16b16a16_sfloat
+dEQP-VK.image.store.with_format.3d.r32_sfloat
+dEQP-VK.image.store.with_format.3d.r32g32b32a32_uint
+dEQP-VK.image.store.with_format.3d.r16g16b16a16_uint
+dEQP-VK.image.store.with_format.3d.r8g8b8a8_uint
+dEQP-VK.image.store.with_format.3d.r32_uint
+dEQP-VK.image.store.with_format.3d.r32g32b32a32_sint
+dEQP-VK.image.store.with_format.3d.r16g16b16a16_sint
+dEQP-VK.image.store.with_format.3d.r8g8b8a8_sint
+dEQP-VK.image.store.with_format.3d.r32_sint
+dEQP-VK.image.store.with_format.3d.r8g8b8a8_unorm
+dEQP-VK.image.store.with_format.3d.r8g8b8a8_snorm
+dEQP-VK.image.store.with_format.cube.r32g32b32a32_sfloat
+dEQP-VK.image.store.with_format.cube.r32g32b32a32_sfloat_single_layer
+dEQP-VK.image.store.with_format.cube.r16g16b16a16_sfloat
+dEQP-VK.image.store.with_format.cube.r16g16b16a16_sfloat_single_layer
+dEQP-VK.image.store.with_format.cube.r32_sfloat
+dEQP-VK.image.store.with_format.cube.r32_sfloat_single_layer
+dEQP-VK.image.store.with_format.cube.r32g32b32a32_uint
+dEQP-VK.image.store.with_format.cube.r32g32b32a32_uint_single_layer
+dEQP-VK.image.store.with_format.cube.r16g16b16a16_uint
+dEQP-VK.image.store.with_format.cube.r16g16b16a16_uint_single_layer
+dEQP-VK.image.store.with_format.cube.r8g8b8a8_uint
+dEQP-VK.image.store.with_format.cube.r8g8b8a8_uint_single_layer
+dEQP-VK.image.store.with_format.cube.r32_uint
+dEQP-VK.image.store.with_format.cube.r32_uint_single_layer
+dEQP-VK.image.store.with_format.cube.r32g32b32a32_sint
+dEQP-VK.image.store.with_format.cube.r32g32b32a32_sint_single_layer
+dEQP-VK.image.store.with_format.cube.r16g16b16a16_sint
+dEQP-VK.image.store.with_format.cube.r16g16b16a16_sint_single_layer
+dEQP-VK.image.store.with_format.cube.r8g8b8a8_sint
+dEQP-VK.image.store.with_format.cube.r8g8b8a8_sint_single_layer
+dEQP-VK.image.store.with_format.cube.r32_sint
+dEQP-VK.image.store.with_format.cube.r32_sint_single_layer
+dEQP-VK.image.store.with_format.cube.r8g8b8a8_unorm
+dEQP-VK.image.store.with_format.cube.r8g8b8a8_unorm_single_layer
+dEQP-VK.image.store.with_format.cube.r8g8b8a8_snorm
+dEQP-VK.image.store.with_format.cube.r8g8b8a8_snorm_single_layer
+dEQP-VK.image.store.with_format.cube_array.r32g32b32a32_sfloat
+dEQP-VK.image.store.with_format.cube_array.r32g32b32a32_sfloat_single_layer
+dEQP-VK.image.store.with_format.cube_array.r16g16b16a16_sfloat
+dEQP-VK.image.store.with_format.cube_array.r16g16b16a16_sfloat_single_layer
+dEQP-VK.image.store.with_format.cube_array.r32_sfloat
+dEQP-VK.image.store.with_format.cube_array.r32_sfloat_single_layer
+dEQP-VK.image.store.with_format.cube_array.r32g32b32a32_uint
+dEQP-VK.image.store.with_format.cube_array.r32g32b32a32_uint_single_layer
+dEQP-VK.image.store.with_format.cube_array.r16g16b16a16_uint
+dEQP-VK.image.store.with_format.cube_array.r16g16b16a16_uint_single_layer
+dEQP-VK.image.store.with_format.cube_array.r8g8b8a8_uint
+dEQP-VK.image.store.with_format.cube_array.r8g8b8a8_uint_single_layer
+dEQP-VK.image.store.with_format.cube_array.r32_uint
+dEQP-VK.image.store.with_format.cube_array.r32_uint_single_layer
+dEQP-VK.image.store.with_format.cube_array.r32g32b32a32_sint
+dEQP-VK.image.store.with_format.cube_array.r32g32b32a32_sint_single_layer
+dEQP-VK.image.store.with_format.cube_array.r16g16b16a16_sint
+dEQP-VK.image.store.with_format.cube_array.r16g16b16a16_sint_single_layer
+dEQP-VK.image.store.with_format.cube_array.r8g8b8a8_sint
+dEQP-VK.image.store.with_format.cube_array.r8g8b8a8_sint_single_layer
+dEQP-VK.image.store.with_format.cube_array.r32_sint
+dEQP-VK.image.store.with_format.cube_array.r32_sint_single_layer
+dEQP-VK.image.store.with_format.cube_array.r8g8b8a8_unorm
+dEQP-VK.image.store.with_format.cube_array.r8g8b8a8_unorm_single_layer
+dEQP-VK.image.store.with_format.cube_array.r8g8b8a8_snorm
+dEQP-VK.image.store.with_format.cube_array.r8g8b8a8_snorm_single_layer
+dEQP-VK.image.store.with_format.buffer.r32g32b32a32_sfloat
+dEQP-VK.image.store.with_format.buffer.r16g16b16a16_sfloat
+dEQP-VK.image.store.with_format.buffer.r32_sfloat
+dEQP-VK.image.store.with_format.buffer.r32g32b32a32_uint
+dEQP-VK.image.store.with_format.buffer.r16g16b16a16_uint
+dEQP-VK.image.store.with_format.buffer.r8g8b8a8_uint
+dEQP-VK.image.store.with_format.buffer.r32_uint
+dEQP-VK.image.store.with_format.buffer.r32g32b32a32_sint
+dEQP-VK.image.store.with_format.buffer.r16g16b16a16_sint
+dEQP-VK.image.store.with_format.buffer.r8g8b8a8_sint
+dEQP-VK.image.store.with_format.buffer.r32_sint
+dEQP-VK.image.store.with_format.buffer.r8g8b8a8_unorm
+dEQP-VK.image.store.with_format.buffer.r8g8b8a8_snorm
+dEQP-VK.image.load_store.with_format.1d.r32g32b32a32_sfloat
+dEQP-VK.image.load_store.with_format.1d.r16g16b16a16_sfloat
+dEQP-VK.image.load_store.with_format.1d.r32_sfloat
+dEQP-VK.image.load_store.with_format.1d.r32g32b32a32_uint
+dEQP-VK.image.load_store.with_format.1d.r16g16b16a16_uint
+dEQP-VK.image.load_store.with_format.1d.r8g8b8a8_uint
+dEQP-VK.image.load_store.with_format.1d.r32_uint
+dEQP-VK.image.load_store.with_format.1d.r32g32b32a32_sint
+dEQP-VK.image.load_store.with_format.1d.r16g16b16a16_sint
+dEQP-VK.image.load_store.with_format.1d.r8g8b8a8_sint
+dEQP-VK.image.load_store.with_format.1d.r32_sint
+dEQP-VK.image.load_store.with_format.1d.r8g8b8a8_unorm
+dEQP-VK.image.load_store.with_format.1d.r8g8b8a8_snorm
+dEQP-VK.image.load_store.with_format.1d_array.r32g32b32a32_sfloat
+dEQP-VK.image.load_store.with_format.1d_array.r32g32b32a32_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r16g16b16a16_sfloat
+dEQP-VK.image.load_store.with_format.1d_array.r16g16b16a16_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r32_sfloat
+dEQP-VK.image.load_store.with_format.1d_array.r32_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r32g32b32a32_uint
+dEQP-VK.image.load_store.with_format.1d_array.r32g32b32a32_uint_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r16g16b16a16_uint
+dEQP-VK.image.load_store.with_format.1d_array.r16g16b16a16_uint_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r8g8b8a8_uint
+dEQP-VK.image.load_store.with_format.1d_array.r8g8b8a8_uint_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r32_uint
+dEQP-VK.image.load_store.with_format.1d_array.r32_uint_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r32g32b32a32_sint
+dEQP-VK.image.load_store.with_format.1d_array.r32g32b32a32_sint_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r16g16b16a16_sint
+dEQP-VK.image.load_store.with_format.1d_array.r16g16b16a16_sint_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r8g8b8a8_sint
+dEQP-VK.image.load_store.with_format.1d_array.r8g8b8a8_sint_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r32_sint
+dEQP-VK.image.load_store.with_format.1d_array.r32_sint_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r8g8b8a8_unorm
+dEQP-VK.image.load_store.with_format.1d_array.r8g8b8a8_unorm_single_layer
+dEQP-VK.image.load_store.with_format.1d_array.r8g8b8a8_snorm
+dEQP-VK.image.load_store.with_format.1d_array.r8g8b8a8_snorm_single_layer
+dEQP-VK.image.load_store.with_format.2d.r32g32b32a32_sfloat
+dEQP-VK.image.load_store.with_format.2d.r16g16b16a16_sfloat
+dEQP-VK.image.load_store.with_format.2d.r32_sfloat
+dEQP-VK.image.load_store.with_format.2d.r32g32b32a32_uint
+dEQP-VK.image.load_store.with_format.2d.r16g16b16a16_uint
+dEQP-VK.image.load_store.with_format.2d.r8g8b8a8_uint
+dEQP-VK.image.load_store.with_format.2d.r32_uint
+dEQP-VK.image.load_store.with_format.2d.r32g32b32a32_sint
+dEQP-VK.image.load_store.with_format.2d.r16g16b16a16_sint
+dEQP-VK.image.load_store.with_format.2d.r8g8b8a8_sint
+dEQP-VK.image.load_store.with_format.2d.r32_sint
+dEQP-VK.image.load_store.with_format.2d.r8g8b8a8_unorm
+dEQP-VK.image.load_store.with_format.2d.r8g8b8a8_snorm
+dEQP-VK.image.load_store.with_format.2d_array.r32g32b32a32_sfloat
+dEQP-VK.image.load_store.with_format.2d_array.r32g32b32a32_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r16g16b16a16_sfloat
+dEQP-VK.image.load_store.with_format.2d_array.r16g16b16a16_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r32_sfloat
+dEQP-VK.image.load_store.with_format.2d_array.r32_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r32g32b32a32_uint
+dEQP-VK.image.load_store.with_format.2d_array.r32g32b32a32_uint_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r16g16b16a16_uint
+dEQP-VK.image.load_store.with_format.2d_array.r16g16b16a16_uint_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r8g8b8a8_uint
+dEQP-VK.image.load_store.with_format.2d_array.r8g8b8a8_uint_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r32_uint
+dEQP-VK.image.load_store.with_format.2d_array.r32_uint_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r32g32b32a32_sint
+dEQP-VK.image.load_store.with_format.2d_array.r32g32b32a32_sint_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r16g16b16a16_sint
+dEQP-VK.image.load_store.with_format.2d_array.r16g16b16a16_sint_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r8g8b8a8_sint
+dEQP-VK.image.load_store.with_format.2d_array.r8g8b8a8_sint_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r32_sint
+dEQP-VK.image.load_store.with_format.2d_array.r32_sint_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r8g8b8a8_unorm
+dEQP-VK.image.load_store.with_format.2d_array.r8g8b8a8_unorm_single_layer
+dEQP-VK.image.load_store.with_format.2d_array.r8g8b8a8_snorm
+dEQP-VK.image.load_store.with_format.2d_array.r8g8b8a8_snorm_single_layer
+dEQP-VK.image.load_store.with_format.3d.r32g32b32a32_sfloat
+dEQP-VK.image.load_store.with_format.3d.r16g16b16a16_sfloat
+dEQP-VK.image.load_store.with_format.3d.r32_sfloat
+dEQP-VK.image.load_store.with_format.3d.r32g32b32a32_uint
+dEQP-VK.image.load_store.with_format.3d.r16g16b16a16_uint
+dEQP-VK.image.load_store.with_format.3d.r8g8b8a8_uint
+dEQP-VK.image.load_store.with_format.3d.r32_uint
+dEQP-VK.image.load_store.with_format.3d.r32g32b32a32_sint
+dEQP-VK.image.load_store.with_format.3d.r16g16b16a16_sint
+dEQP-VK.image.load_store.with_format.3d.r8g8b8a8_sint
+dEQP-VK.image.load_store.with_format.3d.r32_sint
+dEQP-VK.image.load_store.with_format.3d.r8g8b8a8_unorm
+dEQP-VK.image.load_store.with_format.3d.r8g8b8a8_snorm
+dEQP-VK.image.load_store.with_format.cube.r32g32b32a32_sfloat
+dEQP-VK.image.load_store.with_format.cube.r32g32b32a32_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.cube.r16g16b16a16_sfloat
+dEQP-VK.image.load_store.with_format.cube.r16g16b16a16_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.cube.r32_sfloat
+dEQP-VK.image.load_store.with_format.cube.r32_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.cube.r32g32b32a32_uint
+dEQP-VK.image.load_store.with_format.cube.r32g32b32a32_uint_single_layer
+dEQP-VK.image.load_store.with_format.cube.r16g16b16a16_uint
+dEQP-VK.image.load_store.with_format.cube.r16g16b16a16_uint_single_layer
+dEQP-VK.image.load_store.with_format.cube.r8g8b8a8_uint
+dEQP-VK.image.load_store.with_format.cube.r8g8b8a8_uint_single_layer
+dEQP-VK.image.load_store.with_format.cube.r32_uint
+dEQP-VK.image.load_store.with_format.cube.r32_uint_single_layer
+dEQP-VK.image.load_store.with_format.cube.r32g32b32a32_sint
+dEQP-VK.image.load_store.with_format.cube.r32g32b32a32_sint_single_layer
+dEQP-VK.image.load_store.with_format.cube.r16g16b16a16_sint
+dEQP-VK.image.load_store.with_format.cube.r16g16b16a16_sint_single_layer
+dEQP-VK.image.load_store.with_format.cube.r8g8b8a8_sint
+dEQP-VK.image.load_store.with_format.cube.r8g8b8a8_sint_single_layer
+dEQP-VK.image.load_store.with_format.cube.r32_sint
+dEQP-VK.image.load_store.with_format.cube.r32_sint_single_layer
+dEQP-VK.image.load_store.with_format.cube.r8g8b8a8_unorm
+dEQP-VK.image.load_store.with_format.cube.r8g8b8a8_unorm_single_layer
+dEQP-VK.image.load_store.with_format.cube.r8g8b8a8_snorm
+dEQP-VK.image.load_store.with_format.cube.r8g8b8a8_snorm_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r32g32b32a32_sfloat
+dEQP-VK.image.load_store.with_format.cube_array.r32g32b32a32_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r16g16b16a16_sfloat
+dEQP-VK.image.load_store.with_format.cube_array.r16g16b16a16_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r32_sfloat
+dEQP-VK.image.load_store.with_format.cube_array.r32_sfloat_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r32g32b32a32_uint
+dEQP-VK.image.load_store.with_format.cube_array.r32g32b32a32_uint_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r16g16b16a16_uint
+dEQP-VK.image.load_store.with_format.cube_array.r16g16b16a16_uint_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r8g8b8a8_uint
+dEQP-VK.image.load_store.with_format.cube_array.r8g8b8a8_uint_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r32_uint
+dEQP-VK.image.load_store.with_format.cube_array.r32_uint_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r32g32b32a32_sint
+dEQP-VK.image.load_store.with_format.cube_array.r32g32b32a32_sint_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r16g16b16a16_sint
+dEQP-VK.image.load_store.with_format.cube_array.r16g16b16a16_sint_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r8g8b8a8_sint
+dEQP-VK.image.load_store.with_format.cube_array.r8g8b8a8_sint_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r32_sint
+dEQP-VK.image.load_store.with_format.cube_array.r32_sint_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r8g8b8a8_unorm
+dEQP-VK.image.load_store.with_format.cube_array.r8g8b8a8_unorm_single_layer
+dEQP-VK.image.load_store.with_format.cube_array.r8g8b8a8_snorm
+dEQP-VK.image.load_store.with_format.cube_array.r8g8b8a8_snorm_single_layer
+dEQP-VK.image.load_store.with_format.buffer.r32g32b32a32_sfloat
+dEQP-VK.image.load_store.with_format.buffer.r16g16b16a16_sfloat
+dEQP-VK.image.load_store.with_format.buffer.r32_sfloat
+dEQP-VK.image.load_store.with_format.buffer.r32g32b32a32_uint
+dEQP-VK.image.load_store.with_format.buffer.r16g16b16a16_uint
+dEQP-VK.image.load_store.with_format.buffer.r8g8b8a8_uint
+dEQP-VK.image.load_store.with_format.buffer.r32_uint
+dEQP-VK.image.load_store.with_format.buffer.r32g32b32a32_sint
+dEQP-VK.image.load_store.with_format.buffer.r16g16b16a16_sint
+dEQP-VK.image.load_store.with_format.buffer.r8g8b8a8_sint
+dEQP-VK.image.load_store.with_format.buffer.r32_sint
+dEQP-VK.image.load_store.with_format.buffer.r8g8b8a8_unorm
+dEQP-VK.image.load_store.with_format.buffer.r8g8b8a8_snorm
 dEQP-VK.image.format_reinterpret.1d.r32g32b32a32_sfloat_r32g32b32a32_uint
 dEQP-VK.image.format_reinterpret.1d.r32g32b32a32_sfloat_r32g32b32a32_sint
 dEQP-VK.image.format_reinterpret.1d.r16g16b16a16_sfloat_r16g16b16a16_uint