arm: socfpga: Fix SYSMGR_FPGAINTF_EMACx bit mask
authorLey Foon Tan <ley.foon.tan@intel.com>
Wed, 15 Aug 2018 18:20:17 +0000 (02:20 +0800)
committerMarek Vasut <marex@denx.de>
Wed, 15 Aug 2018 10:41:09 +0000 (12:41 +0200)
commitb0c0a715f90690a7dd4f33cb5b5c21960be26d3c
treea22bf2d8876bc28499b37a22572468d0c16d255d
parentd81b5da3fef726f645132e1b84caed7b6e34020f
arm: socfpga: Fix SYSMGR_FPGAINTF_EMACx bit mask

Bitmask for EMAC should be bit-0, EMAC1 bit-8 and EMAC2 bit-16.

Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
arch/arm/mach-socfpga/include/mach/system_manager_s10.h