armv7: ls102xa: Add workaround for DDR erratum A-008850
authorAlison Wang <alison.wang@nxp.com>
Wed, 6 Mar 2019 06:49:14 +0000 (14:49 +0800)
committerPrabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
Fri, 15 Mar 2019 06:22:01 +0000 (11:52 +0530)
commit158097052a6a528408e05d2345ff2ccdbb46036e
tree78453d3d716aef5368b91a620203c0487fe6f378
parentba7eadd8e107202ab90d0b2937044b6dcba4b7ae
armv7: ls102xa: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Signed-off-by: Alison Wang <alison.wang@nxp.com>
Reviewed-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
arch/arm/cpu/armv7/ls102xa/Kconfig
arch/arm/cpu/armv7/ls102xa/soc.c
arch/arm/include/asm/arch-ls102xa/ls102xa_soc.h
board/freescale/ls1021aiot/ls1021aiot.c
board/freescale/ls1021aqds/ddr.c
board/freescale/ls1021aqds/ddr.h
board/freescale/ls1021aqds/ls1021aqds.c
board/freescale/ls1021atwr/ls1021atwr.c
include/configs/ls1021aiot.h
include/configs/ls1021atwr.h