clk: rockchip: clk_rk3288: Implement "assign-clock-parent" and "assign-clock-rate"
[platform/kernel/u-boot.git] / include / dt-bindings / regulator /
drwxr-xr-x   ..
-rw-r--r-- 549 maxim,max77802.h