RISCV: configs: tizen_visoinfive2: Disable RISCV_ISA_V config 15/307715/1
[platform/kernel/linux-starfive.git] / fs / exportfs /
drwxr-xr-x   ..
-rw-r--r-- 161 Makefile
-rw-r--r-- 15937 expfs.c