mips: mtmips: add predefined i-cache/d-cache size and linesize
[platform/kernel/u-boot.git] / board / technologic /
drwxr-xr-x   ..
drwxr-xr-x - ts4600
drwxr-xr-x - ts4800