mips: mtmips: add predefined i-cache/d-cache size and linesize
[platform/kernel/u-boot.git] / board / tbs /
drwxr-xr-x   ..
drwxr-xr-x - tbs2910