mips: mtmips: add predefined i-cache/d-cache size and linesize
[platform/kernel/u-boot.git] / board / softing /
drwxr-xr-x   ..
drwxr-xr-x - vining_2000
drwxr-xr-x - vining_fpga