mips: mtmips: add predefined i-cache/d-cache size and linesize
[platform/kernel/u-boot.git] / board / l+g /
drwxr-xr-x   ..
drwxr-xr-x - vinco