[AArch64] Implement ADD in vector registers for 32-bit scalar values.

No match.