2023-02-08 |
Qiang Yu | ac/nir/ngg: fix clip dist culling mask uninitialized Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-11-23 |
Qiang Yu | ac/llvm: fix 16bit varying llvm compile error Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-11-17 |
Qiang Yu | ac/llvm: fix gfx11 fs input load for 16bit varying Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-11-17 |
Qiang Yu | ac/nir/ngg: remove nuw for negative value add Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-11-17 |
Qiang Yu | ac/nir/ngg: fix nogs culling with nuw add Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-27 |
Qiang Yu | ac/nir/ngg: add one odd dword to nogs culling pervertex lds Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-27 |
Qiang Yu | ac/nir/ngg,ac/llvm,aco: save nogs ngg culling one lds... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-27 |
Qiang Yu | ac/nir/ngg: save and restore no_varying/no_sysval_output Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-27 |
Qiang Yu | ac/nir/ngg: allow passthrough with vs primitive id... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-27 |
Qiang Yu | ac/nir/ngg,radv: move LDS layout calculation out of... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-27 |
Qiang Yu | nir: add two amd ngg lds base load intrinsics Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-27 |
Qiang Yu | ac/nir/ngg: pass primitive_id_location as param for... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-27 |
Qiang Yu | ac/nir/ngg: support user edge flags for ngg lower Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-27 |
Qiang Yu | ac/llvm: get back intrinsics used by NGG Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-25 |
Qiang Yu | radeonsi: implement nir shader query enabled intrinsics Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-25 |
Qiang Yu | radeonsi: implement llvm abi atomic_add_prim_count Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-25 |
Qiang Yu | ac/nir/ngg: add streamout emitted primitive query Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-25 |
Qiang Yu | ac/nir/ngg: add query param to ac_nir_lower_ngg_gs Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-25 |
Qiang Yu | nir: add nir_load_prim_xfb_query_enabled_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-25 |
Qiang Yu | nir,ac,radv: add primitive count add intrinsics Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-25 |
Qiang Yu | ac/nir/ngg,radv: use different counters for shader... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-25 |
Qiang Yu | nir,ac/nir/ngg,radv: split shader_query_enabled_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-25 |
Qiang Yu | radv: split active_pipeline_gds_queries Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-25 |
Qiang Yu | radv: count gen_prims_queries_enabled Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-20 |
Qiang Yu | ac/nir/ngg: use nir_load_provoking_vtx_in_prim_amd... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-10-20 |
Qiang Yu | nir,ac/llvm,radv: add nir_intrinsic_load_provoking_vtx_in_pr... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-20 |
Qiang Yu | radeonsi: print out remove_streamout shader key Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-20 |
Qiang Yu | radeonsi: implement nir_intrinsic_load_streamout_buffer_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-20 |
Qiang Yu | radeonsi: implement nir_intrinsic_load_num_vertices_per_prim... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | ac/nir/ngg: support gs streamout Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | ac/nir/ngg: support multi stream per output slot for gs Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | ac/nir/ngg: ngg_gs_load_out_vtx_primflag support stream Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | ac/nir/ngg: nogs support streamout Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | ac/nir/ngg: cleanup prim id to prepare for streamout Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | ac/llvm: implement nir_intrinsic_ordered_xfb_counter_add_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | nir: add nir_intrinsic_ordered_xfb_counter_add_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | nir,ac/llvm: add nir_intrinsic_load_ordered_id_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | nir: add nir_intrinsic_load_streamout_buffer_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | nir: add nir_intrinsic_load_num_vertices_per_primitive_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-16 |
Qiang Yu | nir: fix nir_xfb_info buffer_to_stream length Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-06 |
Qiang Yu | radeonsi: add and implement load_user_clip_plane abi Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-06 |
Qiang Yu | radeonsi: vs load input re-calculate vertex index after... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-06 |
Qiang Yu | radeonsi: use replaced values when present Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-06 |
Qiang Yu | ac/llvm: move culling replaced registers to abi Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-06 |
Qiang Yu | radeonsi: implement cull nir intrinsics Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-06 |
Qiang Yu | radeonsi: implement nir_intrinsic_load_viewport_xy_scale_and... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-09-06 |
Qiang Yu | radeonsi: implement nir_intrinsic_load_half_line_width_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/llvm: cast tes_u/v_replaced to float Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/nir/ngg: support clipdist culling Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/nir/ngg: support component position store Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/nir/ngg: add gs culling Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/nir/ngg: save and restore position output base for... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/nir/ngg: save and restore output bit size for gs Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/nir/ngg: use same driver location for gs output Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/nir/ngg: fix and simplify gs store output lower Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/nir/ngg: support line culling Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/nir/cull: support caller react when primitive is... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | ac/nir/ngg,radv: use nir_load_viewport_xy_scale_and_offset Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | nir,ac/llvm: add nir_intrinsic_load_viewport_xy_scale_and_offset Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-26 |
Qiang Yu | nir,ac/llvm: add nir_intrinsic_load_half_line_width_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-25 |
Qiang Yu | winsys/amdgpu: fix non-page-aligned sparse buffer creation Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-24 |
Qiang Yu | radeonsi: fix tcs_out_lds_offsets arg alignment Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-08-15 |
Qiang Yu | nir/lower_gs_intrinsics: fix primitive count for points Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-07-21 |
Qiang Yu | ac/nir/ngg: Decouple primitive ID store and primitive... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-07-18 |
Qiang Yu | ac/nir/ngg: add a barrier before prim id export Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-07-18 |
Qiang Yu | ac/nir/ngg: fix nogs culling scratch size Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: replace llvm gs input handle with nir lowering Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/llvm: get back nir_intrinsic_load_gs_vertex_offset_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/nir: add triangle_strip_adjacency_fix to gs input... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: replace llvm es output with nir lowering Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/nir: change es output lower param to esgs_itemsize Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/nir: remove unused param num_reserved_es_outputs... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: set lds for gs/es to handle nir shared memory... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/nir: skip gl_ViewportIndex and gl_Layer write in ES Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: implement two esgs ring nir intrinsic Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/llvm: fix code format alignment in visit_load_local_invoc... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: replace llvm tes input load with nir lowering Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: set uses_vmem_load_other for nir_intrinsic_load_bu... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: enable PIPE_CAP_GLSL_TESS_LEVELS_AS_INPUTS Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: replace llvm tcs output with nir lower pass Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/nir: add no_input_lds_space param to hs output lower Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/llvm: handle write mask for nir_intrinsic_store_buffer_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: implement nir_intrinsic_load_tess_rel_patch_id_amd... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: implement nir_intrinsic_load_ring_tess_offchip... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: preload tess offchip ring for tcs Sigend-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/nir: add wave_size parameter to ac_nir_lower_hs_outputs_t... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/nir: add pass_tessfactors_by_reg param to hs output... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/nir: use nir_intrinsic_load_hs_out_patch_data_offset_amd... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/nir: add nir_intrinsic_load_hs_out_patch_data_offset_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/nir: remove unused parameter in tes input lower Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: implement nir_intrinsic_load_tcs_num_patches_amd Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: replace llvm based fixed tcs with nir Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: add si_create_passthrough_tcs Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: support multi stage shader state creation... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: use si_shader as parameter in si_get_nir_shader Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radeonsi: deserialize nir binary in si_check_blend_dst_sampl... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | radv: no need to do gs_alloc_req for newer chips in... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-27 |
Qiang Yu | ac/llvm: conditionally check wave id in gs sendmsg Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-15 |
Qiang Yu | gallium: disable hardware select for crocus Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
2022-06-07 |
Qiang Yu | radeonsi: replace llvm ls/hs interface lds ops with... Signed-off-by: Qiang Yu <yuq825@gmail.com>
|
commit | commitdiff | tree |
next |