MIPS: Read watch registers with interrupts disabled.