RISC-V: Add physical memory protection CSRs