RISCV: configs: tizen_visionfive2: Enable CPU_FREQ config