riscv: perf: RISCV_BASE_PMU should be independent