drm/amdgpu: Write masked value to control register