drm/msm/dpu: correct clk bit for WB2 block