arc: cache - accommodate different L1 cache line lengths