intel: Add more intermediate sizes of cache buckets between powers of 2.