Improve configuration of FPGA subsystem