From b943d5771e1cdaba3004c4ca692ffa9e1a094f8d Mon Sep 17 00:00:00 2001 From: Kito Cheng Date: Mon, 20 Feb 2023 21:47:01 +0800 Subject: [PATCH] RISC-V: prefetch.* only take base register with zero-offset for the address Catched by running gcc.c-torture/execute/builtin-prefetch-2.c with -march=rv64gc_zicbop. gcc/ChangeLog: * config/riscv/riscv.md (prefetch): Use r instead of p for the address operand. (riscv_prefetchi_): Ditto. --- gcc/config/riscv/riscv.md | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/gcc/config/riscv/riscv.md b/gcc/config/riscv/riscv.md index 487059e..a5507fad 100644 --- a/gcc/config/riscv/riscv.md +++ b/gcc/config/riscv/riscv.md @@ -3066,7 +3066,7 @@ ) (define_insn "prefetch" - [(prefetch (match_operand 0 "address_operand" "p") + [(prefetch (match_operand 0 "address_operand" "r") (match_operand 1 "imm5_operand" "i") (match_operand 2 "const_int_operand" "n"))] "TARGET_ZICBOP" @@ -3080,7 +3080,7 @@ }) (define_insn "riscv_prefetchi_" - [(unspec_volatile:X [(match_operand:X 0 "address_operand" "p") + [(unspec_volatile:X [(match_operand:X 0 "address_operand" "r") (match_operand:X 1 "imm5_operand" "i")] UNSPECV_PREI)] "TARGET_ZICBOP" -- 2.7.4