summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
jiyong.min [Wed, 6 Apr 2022 01:56:55 +0000 (10:56 +0900)]
add libhwy submodule for checking hardware accel.
Change-Id: I696de47a8f06ce3801a1f7c1c2452472f4dfac7e
jiyong.min [Tue, 5 Apr 2022 08:38:29 +0000 (17:38 +0900)]
Imported Upstream version 0.6.1
Change-Id: I1d7cf6d8e9b1a01ffb0971218121010d59418875
Tizen Infrastructure [Tue, 5 Apr 2022 06:54:26 +0000 (06:54 +0000)]
Initial empty repository