andy.hu [Mon, 25 Apr 2022 10:10:23 +0000 (10:10 +0000)]
Merge branch 'CR_853_TRNG_hal.feng' into 'jh7110_fpga_dev_5.15'
Cr 853 trng hal.feng
See merge request sdk/sft-riscvpi-linux-5.10!29
andy.hu [Mon, 25 Apr 2022 10:09:25 +0000 (10:09 +0000)]
Merge branch 'CR_871_PWM_hal.feng' into 'jh7110_fpga_dev_5.15'
Cr 871 pwm hal.feng
See merge request sdk/sft-riscvpi-linux-5.10!28
andy.hu [Mon, 25 Apr 2022 02:19:57 +0000 (02:19 +0000)]
Merge branch 'CR_786_CAN_clivia.cai' into 'jh7110_fpga_dev_5.15'
Cr 786 can clivia.cai
See merge request sdk/sft-riscvpi-linux-5.10!24
andy.hu [Mon, 25 Apr 2022 01:56:54 +0000 (01:56 +0000)]
Merge branch 'CR_886_I2C_hal.feng' into 'jh7110_fpga_dev_5.15'
riscv: dts: starfive: Add clock and reset for i2c
See merge request sdk/sft-riscvpi-linux-5.10!27
Hal Feng [Fri, 22 Apr 2022 07:05:40 +0000 (15:05 +0800)]
riscv: dts: starfive: Add clock and reset for i2c
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
Hal Feng [Thu, 21 Apr 2022 07:58:44 +0000 (15:58 +0800)]
hw_random: starfive-trng: Use stardand clock and reset apis for initialization
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
Hal Feng [Thu, 21 Apr 2022 06:57:10 +0000 (14:57 +0800)]
hw_random: starfive-trng: Follow linux coding style
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
andy.hu [Sun, 24 Apr 2022 13:55:18 +0000 (13:55 +0000)]
Merge branch 'CR_877_Timer_Xingyu.Wu' into 'jh7110_fpga_dev_5.15'
risv:dts:starfive:Add timer clocktree
See merge request sdk/sft-riscvpi-linux-5.10!26
Hal Feng [Wed, 20 Apr 2022 03:46:57 +0000 (11:46 +0800)]
pwm: pwm-starfive-ptc: Use standard clock, reset, pinctrl framework for initialization
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
Hal Feng [Wed, 20 Apr 2022 03:31:58 +0000 (11:31 +0800)]
riscv: dts: starfive: Fix string mismatch problem of ptc (pwm)
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
Hal Feng [Wed, 20 Apr 2022 02:51:14 +0000 (10:51 +0800)]
pwm: pwm-starfive-ptc: Follow linux coding style
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
xingyu.wu [Sun, 24 Apr 2022 13:27:33 +0000 (21:27 +0800)]
risv:dts:starfive:Add timer clocktree
1.Modify the clock tree driver to make timer clock ignore disabled_unused.
2.Add different 'clock-frequency' node in fpga, evb and visionfive dts file.
Signed-off-by: xingyu.wu <xingyu.wu@starfivetech.com>
samin.guo [Sun, 24 Apr 2022 13:44:57 +0000 (09:44 -0400)]
Update ipms-can.yaml
andy.hu [Sun, 24 Apr 2022 11:12:29 +0000 (11:12 +0000)]
Merge branch 'CR_865_GMAC_yanhong.wang' into 'jh7110_fpga_dev_5.15'
Cr 865 gmac yanhong.wang
See merge request sdk/sft-riscvpi-linux-5.10!23
andy.hu [Sun, 24 Apr 2022 10:54:47 +0000 (10:54 +0000)]
Merge branch 'CR_872_PCIE_mason.huo' into 'jh7110_fpga_dev_5.15'
Cr 872 pcie mason.huo
See merge request sdk/sft-riscvpi-linux-5.10!15
andy.hu [Sun, 24 Apr 2022 10:53:29 +0000 (10:53 +0000)]
Merge branch 'CR_785_PCIE_mason.huo' into 'jh7110_fpga_dev_5.15'
Cr 785 pcie mason.huo
See merge request sdk/sft-riscvpi-linux-5.10!13
Clivia.Cai [Sun, 24 Apr 2022 06:35:09 +0000 (23:35 -0700)]
dt-bingings:can:Add syscon register config
Add the syscon register config for can/canfd dt-bindings.
In addition, Redefine some attribute names.
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
Clivia.Cai [Sun, 24 Apr 2022 10:19:52 +0000 (03:19 -0700)]
dt-bingings:can:Modify reference
Modify the reference of ipmscanx to canx
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
Clivia.Cai [Sun, 24 Apr 2022 06:31:39 +0000 (23:31 -0700)]
dt-bindings:net:can:ipms-can: update ipms-can.yaml references
Update CAN/CANFD binding documentation for jh7110 SoC.
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
Clivia.Cai [Sun, 24 Apr 2022 06:15:25 +0000 (23:15 -0700)]
can:ipms_can: Driver code optimization
Use the syscon framework to manage the syscon registers.
In addition, Use devm_reset_control_array_get_exclusive API to manage a list of reset controllers
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
mason.huo [Sat, 23 Apr 2022 02:07:56 +0000 (10:07 +0800)]
riscv: dts: jh7110: Fix syscon indentation issue
Remove additional tabs of syscon configurations.
Signed-off-by: mason.huo <mason.huo@starfivetech.com>
mason.huo [Thu, 21 Apr 2022 07:39:59 +0000 (15:39 +0800)]
PCI: plda: Add syscon register config
Add the syscon register config when plda hw initializes.
Signed-off-by: mason.huo <mason.huo@starfivetech.com>
mason.huo [Wed, 6 Apr 2022 10:15:53 +0000 (18:15 +0800)]
PCI: plda: Add pcie clk & rst
Signed-off-by: mason.huo <mason.huo@starfivetech.com>
mason.huo [Fri, 15 Apr 2022 02:37:23 +0000 (10:37 +0800)]
PCI: plda: Add port1 support
Add configuration to support plda pcie port1.
Signed-off-by: mason.huo <mason.huo@starfivetech.com>
mason.huo [Mon, 28 Mar 2022 02:19:07 +0000 (10:19 +0800)]
PCI: plda: Optimize plda pcie host driver
Fix the hardcoded ATR setting.
Fix some kernel coding standard issues.
Signed-off-by: mason.huo <mason.huo@starfivetech.com>
yanhong.wang [Fri, 22 Apr 2022 08:39:20 +0000 (16:39 +0800)]
net:stmmac:dwc-qos: Add jh7110 support
The StarFive JH7110 SoC contains an instance of the Synopsys DWC
ethernet QOS IP core.The binding that it uses is slightly different
from existing ones because of the integration (clocks, resets, ...).
Signed-off-by: yanhong.wang <yanhong.wang@starfivetech.com>
yanhong.wang [Fri, 22 Apr 2022 08:29:51 +0000 (16:29 +0800)]
dt-bingings:gmac:jh7110: add clk and reset signals for gmac
Gmac uses the Clock and reset framework API.
Signed-off-by: yanhong.wang <yanhong.wang@starfivetech.com>
yanhong.wang [Fri, 22 Apr 2022 08:13:08 +0000 (16:13 +0800)]
net:stmmac: remove DWMAC_CORE_5_20 hw config
The version DWMAC_CORE_5_20 and DWMAC_CORE_5_10 would use the same
configuration,so remove the DWMAC_CORE_5_20 configuration.
Signed-off-by: yanhong.wang <yanhong.wang@starfivetech.com>
andy.hu [Sun, 24 Apr 2022 06:56:20 +0000 (06:56 +0000)]
Merge branch 'CR_881_DMA_curry.zhang' into 'jh7110_fpga_dev_5.15'
[DMA] : Add standard system clock tree & reset API
See merge request sdk/sft-riscvpi-linux-5.10!22
andy.hu [Sun, 24 Apr 2022 06:54:03 +0000 (06:54 +0000)]
Merge branch 'CR_876_BoardTypeDef_Xingyu.Wu' into 'jh7110_fpga_dev_5.15'
Cr 876 board type def xingyu.wu
See merge request sdk/sft-riscvpi-linux-5.10!18
andy.hu [Sun, 24 Apr 2022 03:48:10 +0000 (03:48 +0000)]
Merge branch 'CR_863_UART_yanhong.wang' into 'jh7110_fpga_dev_5.15'
dt-bingings:uart:jh7110: add clks and reset signals to uarts
See merge request sdk/sft-riscvpi-linux-5.10!21
curry.zhang [Sun, 24 Apr 2022 03:27:41 +0000 (20:27 -0700)]
[DMA] : Add standard system clock tree & reset API
Signed-off-by: curry.zhang <curry.zhang@starfivetech.com>
yanhong.wang [Tue, 19 Apr 2022 07:54:56 +0000 (15:54 +0800)]
dt-bingings:uart:jh7110: add clks and reset signals to uarts
Uart uses the clock and reset framework API.
Signed-off-by: yanhong.wang <yanhong.wang@starfivetech.com>
andy.hu [Fri, 22 Apr 2022 10:02:25 +0000 (10:02 +0000)]
Merge branch 'CR_834_VENC_samin.guo' into 'jh7110_fpga_dev_5.15'
Cr 834 venc samin.guo
See merge request sdk/sft-riscvpi-linux-5.10!20
samin [Fri, 22 Apr 2022 04:31:35 +0000 (12:31 +0800)]
dt-bingings:clk: remove venc_rootclk fixed clk define.
The clktree is ready. The Venc uses the clock signal defined by the
clock tree, fixed-clk is not required.
Signed-off-by: samin <samin.guo@starfivetech.com>
samin [Mon, 18 Apr 2022 01:44:16 +0000 (09:44 +0800)]
dt-bingings:venc:jh7110: Add CLK signals to Venc.
Venc uses the Clock framework API.
Signed-off-by: samin <samin.guo@starfivetech.com>
andy.hu [Fri, 22 Apr 2022 04:19:42 +0000 (04:19 +0000)]
Merge branch 'CR_835_JPU_samin.guo' into 'jh7110_fpga_dev_5.15'
Cr 835 jpu samin.guo
See merge request sdk/sft-riscvpi-linux-5.10!14
andy.hu [Fri, 22 Apr 2022 04:15:19 +0000 (04:15 +0000)]
Merge branch 'CR_884_syscon_mason.huo' into 'jh7110_fpga_dev_5.15'
riscv: dts: jh7110: Add syscon support
See merge request sdk/sft-riscvpi-linux-5.10!19
mason.huo [Fri, 22 Apr 2022 00:36:34 +0000 (08:36 +0800)]
riscv: dts: jh7110: Add syscon support
Add 'stg', 'sys', 'aon' system control register support,
access these registers through syscon framework.
Signed-off-by: mason.huo <mason.huo@starfivetech.com>
samin [Mon, 18 Apr 2022 01:39:20 +0000 (09:39 +0800)]
dt-bingings:clk: remove jpu_rootclk fixed clk define.
The clktree is ready. The JPU uses the clock signal defined by the
clock tree, fixed-clk is not required.
Signed-off-by: samin <samin.guo@starfivetech.com>
samin [Mon, 18 Apr 2022 01:37:59 +0000 (09:37 +0800)]
dt-bingings:jpu:jh7110: Add CLK signals to JPU.
Jpu uses the Clock framework API.
Signed-off-by: samin <samin.guo@starfivetech.com>
andy.hu [Thu, 21 Apr 2022 07:46:19 +0000 (07:46 +0000)]
Merge branch 'CR_866_SDIO_clivia.cai' into 'jh7110_fpga_dev_5.15'
dt-bingings:sd:update jh7110 sd dt-bingings
See merge request sdk/sft-riscvpi-linux-5.10!17
andy.hu [Thu, 21 Apr 2022 07:45:52 +0000 (07:45 +0000)]
Merge branch 'CR_867_eMMC_clivia.cai' into 'jh7110_fpga_dev_5.15'
dt-bingings:emmc:update jh7110 emmc dt-bingings
See merge request sdk/sft-riscvpi-linux-5.10!16
xingyu.wu [Thu, 21 Apr 2022 07:41:41 +0000 (15:41 +0800)]
Makefile: Add Board Type Definition with MODULE
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
xingyu.wu [Thu, 21 Apr 2022 06:21:18 +0000 (14:21 +0800)]
arch:riscv:modify Kconfig.socs
Kconfig.socs: remove the definitions like 'STARFIVE_BOARD_FPGA'.
drivers:watchdog: change the definition.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
xingyu.wu [Thu, 21 Apr 2022 06:10:01 +0000 (14:10 +0800)]
Makefile: Add Board Type Definition
Add some definition about 'HWBOARD_FPGA', 'HWBOARD_EVB'
or 'HWBOARD_VISIONFIVE' in kernel.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
Clivia.Cai [Wed, 20 Apr 2022 05:00:49 +0000 (22:00 -0700)]
dt-bingings:emmc:update jh7110 emmc dt-bingings
Add clock and reset for sdio0 nodes in device tree
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
Clivia.Cai [Wed, 20 Apr 2022 05:18:30 +0000 (22:18 -0700)]
dt-bingings:sd:update jh7110 sd dt-bingings
Add clock and reset for sdio1 nodes in device tree
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
andy.hu [Tue, 19 Apr 2022 15:56:43 +0000 (15:56 +0000)]
Merge branch 'CR_847_watchdog_xingyu.wu' into 'jh7110_fpga_dev_5.15'
Cr 847 watchdog xingyu.wu
See merge request sdk/sft-riscvpi-linux-5.10!9
xingyu.wu [Tue, 19 Apr 2022 13:27:13 +0000 (21:27 +0800)]
driver:watchdog:Add config definition to different uses of board level
1. The watchdog driver can get different rate from clock by different board.
2. arch:riscv:Kconfig: Adjust the format.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
xingyu.wu [Fri, 15 Apr 2022 08:48:50 +0000 (16:48 +0800)]
driver:watchdog: Add clock & reset
Add clock and reset in watchdog's driver and device tree.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
xingyu.wu [Fri, 15 Apr 2022 07:59:12 +0000 (15:59 +0800)]
clk:starfive: Adjust the format
Adjust and modify the clock driver's format
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
andy.hu [Tue, 19 Apr 2022 12:39:27 +0000 (12:39 +0000)]
Merge branch 'CR_786_CAN_clivia.cai' into 'jh7110_fpga_dev_5.15'
Cr 786 can clivia.cai
See merge request sdk/sft-riscvpi-linux-5.10!8
Clivia.Cai [Thu, 14 Apr 2022 11:10:51 +0000 (04:10 -0700)]
dt-bingings:can:update jh7110 can dt-bingings.
Update jh7110 can/canfd dt-bindings configuration
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
Clivia.Cai [Thu, 14 Apr 2022 03:36:20 +0000 (20:36 -0700)]
riscv:defconfig: enable CAN,IPMS_CAN
Enable can/canfd config in defconfig.
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
Clivia.Cai [Thu, 14 Apr 2022 02:18:41 +0000 (19:18 -0700)]
dt-bindings:net:can:ipms-can: add ipms-can.yaml references
Add CAN/CANFD binding documentation for jh7110 SoC.
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
Clivia.Cai [Sat, 2 Apr 2022 08:58:16 +0000 (01:58 -0700)]
can:ipms_can: fix code style
Optimize the can driver code to conform to the upstream specification
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
Clivia.Cai [Fri, 15 Apr 2022 02:49:35 +0000 (19:49 -0700)]
dt-bindings: Add vendor prefix
Add vendor prefix for can device
Signed-off-by: Clivia.Cai <Clivia.Cai@starfivetech.com>
andy.hu [Tue, 19 Apr 2022 10:10:05 +0000 (10:10 +0000)]
Merge branch 'CR_864_update_pinctrl_jianlong' into 'jh7110_fpga_dev_5.15'
update pinctrl marco to more lines
See merge request sdk/sft-riscvpi-linux-5.10!12
jianlong.huang [Tue, 19 Apr 2022 09:23:01 +0000 (17:23 +0800)]
update pinctrl marco to more lines
Signed-off-by: jianlong.huang <jianlong.huang@starfivetech.com>
andy.hu [Tue, 19 Apr 2022 09:29:59 +0000 (09:29 +0000)]
Merge branch 'CR_870_Reset_samin.guo' into 'jh7110_fpga_dev_5.15'
Cr 870 reset samin.guo
See merge request sdk/sft-riscvpi-linux-5.10!11
andy.hu [Tue, 19 Apr 2022 09:23:19 +0000 (09:23 +0000)]
Merge branch 'CR_833_VDEC_samin.guo' into 'jh7110_fpga_dev_5.15'
CR 833 vdec samin.guo
See merge request sdk/sft-riscvpi-linux-5.10!10
samin [Tue, 19 Apr 2022 07:42:35 +0000 (15:42 +0800)]
reset:starfive:jh7110: Fix wrong macro definition.
Fix wrong macro definition.
Signed-off-by: samin <samin.guo@starfivetech.com>
samin [Tue, 19 Apr 2022 08:01:47 +0000 (16:01 +0800)]
reset:starfive:jh7110: Macro definitions are rearranged in order.
Macro definitions are rearranged in order, for better coding style.
Signed-off-by: samin <samin.guo@starfivetech.com>
samin [Thu, 13 Jan 2022 03:48:56 +0000 (11:48 +0800)]
reset:starfive:jh7110: change how to obtain an assert address
Get assert addresses dynamically to reduce static array memory usage
Signed-off-by: samin <samin.guo@starfivetech.com>
samin [Fri, 15 Apr 2022 02:15:59 +0000 (10:15 +0800)]
dt-bingings:clk: remove dec_rootclk fixed clk define.
The clktree is ready. The VDEC uses the clock signal defined by the
clock tree, fixed-clk is not required.
Signed-off-by: samin <samin.guo@starfivetech.com>
samin [Fri, 15 Apr 2022 01:56:09 +0000 (09:56 +0800)]
dt-bingings:vdec:jh7110: Add CLK signals to Vdec
Vdec uses the Clock framework API.
Signed-off-by: samin <samin.guo@starfivetech.com>
samin [Fri, 15 Apr 2022 01:37:06 +0000 (09:37 +0800)]
drivers:soc:starfive: support driver for starfive soc.
Add Kconfig/Makefile support for starfive soc.
Signed-off-by: samin <samin.guo@starfivetech.com>
andy.hu [Thu, 14 Apr 2022 08:18:46 +0000 (08:18 +0000)]
Merge branch 'CR_783_dts_hal.feng' into 'jh7110_fpga_dev_5.15'
riscv: dts: starfive: Improve the structure of device tree
See merge request sdk/sft-riscvpi-linux-5.10!5
Hal Feng [Sat, 2 Apr 2022 09:11:50 +0000 (17:11 +0800)]
riscv: dts: starfive: Improve the structure of device tree
Divide the old device tree into several files according to different layers.
Make the device tree clearer and more readable.
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
andy.hu [Thu, 14 Apr 2022 03:16:39 +0000 (03:16 +0000)]
Merge branch 'CR_792_PINCTRL_jianlong' into 'jh7110_fpga_dev_5.15'
modify pinctrl about vin_dvp function sel
See merge request sdk/sft-riscvpi-linux-5.10!7
jianlong.huang [Thu, 14 Apr 2022 02:29:04 +0000 (10:29 +0800)]
modify vin pinctrl dts
Signed-off-by: jianlong.huang <jianlong.huang@starfivetech.com>
jianlong.huang [Wed, 13 Apr 2022 11:07:58 +0000 (19:07 +0800)]
add dvp pinctrl dts
Signed-off-by: jianlong.huang <jianlong.huang@starfivetech.com>
jianlong.huang [Wed, 13 Apr 2022 10:27:52 +0000 (18:27 +0800)]
modify pinctrl about vin_dvp function sel
Signed-off-by: jianlong.huang <jianlong.huang@starfivetech.com>
andy.hu [Wed, 13 Apr 2022 10:34:08 +0000 (10:34 +0000)]
Merge branch 'CR_737_CLOCK_TREE_Xingyu.Wu' into 'jh7110_fpga_dev_5.15'
Cr 737 clock tree xingyu.wu
See merge request sdk/sft-riscvpi-linux-5.10!6
xingyu.wu [Wed, 13 Apr 2022 08:45:38 +0000 (16:45 +0800)]
arch:riscv:Kconfig: Add choice with SOC board type
Add config about user can choose the board type about FPGA,
EVB or Visionfive
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
xingyu.wu [Wed, 13 Apr 2022 08:36:57 +0000 (16:36 +0800)]
clk:starfive: Add vout clock tree driver
Clock references refer to include/dt-bindings/clock/starfive-jh7110-vout.h
Change the value about 'status' of clkvout node in dts file when want to
use vout clock.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
xingyu.wu [Wed, 13 Apr 2022 08:10:47 +0000 (16:10 +0800)]
clk:starfive: Add JH7110 clock tree driver for kernel 5.15
Add clock driver about sys, stg and aon clock for JH7110.
Clock references refer to include/dt-bindings/clock/starfive-jh7110-clkgen.h
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
andy.hu [Wed, 13 Apr 2022 08:15:54 +0000 (08:15 +0000)]
Merge branch 'CR_792_PINCTRL_jianlong' into 'jh7110_fpga_dev_5.15'
add jh7110 pinctrl dts and driver
See merge request sdk/sft-riscvpi-linux-5.10!4
jianlong.huang [Tue, 12 Apr 2022 01:28:54 +0000 (09:28 +0800)]
enable sdio pinctrcl
Signed-off-by: jianlong.huang <jianlong.huang@starfivetech.com>
jianlonghuang [Thu, 7 Apr 2022 03:53:37 +0000 (11:53 +0800)]
enable pinctrl and modify gpio irq init
Signed-off-by: jianlonghuang <jianlong.huang@starfivetech.com>
“jenny.zhang” [Thu, 3 Mar 2022 06:20:18 +0000 (22:20 -0800)]
[pinctrl]Synchronize vic7100&jh7110 pinctrl subsystem
“jenny.zhang” [Tue, 28 Dec 2021 06:42:59 +0000 (22:42 -0800)]
[pinctrl] Update parse gpio dts node
“jenny.zhang” [Tue, 28 Dec 2021 03:39:48 +0000 (19:39 -0800)]
[pinctrl]Update gpio control code
“jenny.zhang” [Wed, 22 Dec 2021 08:34:09 +0000 (00:34 -0800)]
[pinctrl] disable jh7110 pinctrl
“jenny.zhang” [Wed, 22 Dec 2021 03:34:45 +0000 (19:34 -0800)]
[pinctrl] 1.Update jh7110 pinctrl dts; 2.Adjust pinctrl coding style;
“jenny.zhang” [Tue, 30 Nov 2021 06:45:05 +0000 (22:45 -0800)]
[pinctrl] add jh7110 pinctrl dts and driver
andy.hu [Wed, 23 Mar 2022 13:33:51 +0000 (13:33 +0000)]
Merge branch 'CR_730_RTC_samin.guo' into 'jh7110_dev_5.15'
rtc: starfive: Get the interrupt status using Completion.
See merge request sdk/sft-riscvpi-linux-5.10!3
samin [Mon, 24 Jan 2022 01:40:33 +0000 (09:40 +0800)]
rtc: starfive: Get the interrupt status using Completion.
starfiv rtc needs to get interrupt status when setting rtc clock and
configuring hardware calibration. Use completion to identify states in
interrupt handlers.
In addition, when clearing the interrupt, you need to pull to determine
whether to clear the state, otherwise the clearing will be unsuccessful.
Signed-off-by: samin <samin.guo@starfivetech.com>
andy.hu [Tue, 15 Mar 2022 01:28:14 +0000 (01:28 +0000)]
Merge branch 'CR_722_DRM_keith.zhao' into 'jh7110_dev_5.15'
riscv:driver:drm:DC8200
See merge request sdk/sft-riscvpi-linux-5.10!2
keith.zhao [Mon, 14 Mar 2022 03:09:02 +0000 (11:09 +0800)]
riscv:driver:drm:DC8200
fix build error caused by vs-drm.h
modify SPDX-License-Identifier: GPL-2.0+ WITH Linux-syscall-note
Signed-off-by:keith.zhao <keith.zhao@statfivetech.com>
keith.zhao [Fri, 14 Jan 2022 12:58:47 +0000 (20:58 +0800)]
riscv::starfive:driver:dc8200
add head file vs-drm.h
Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
keith.zhao [Fri, 14 Jan 2022 12:46:25 +0000 (20:46 +0800)]
riscv:uboot:starfive:dc8200
update drdc8200iver kenerl version from 5.10 to 5.13
Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
samin [Fri, 14 Jan 2022 07:10:00 +0000 (15:10 +0800)]
soc:starfive: add jh7110 pmu driver.
The JH7110 PMU can dynamically switch on or off power domians and set
the power-on and power-off sequence.
API Instructions refer to include/soc/starfive/jh7110_pmu.h
Signed-off-by: samin <samin.guo@starfivetech.com>
samin [Fri, 14 Jan 2022 07:35:43 +0000 (15:35 +0800)]
dt-bingings:pmu:add jh7110 pmu dt-bingings.
Add jh7110 pmu support.
Signed-off-by: samin <samin.guo@starfivetech.com>
shanlong.li [Thu, 13 Jan 2022 10:32:53 +0000 (18:32 +0800)]
1.add mailbox driver; 2.add mailbox test driver.
Huan.Feng [Thu, 13 Jan 2022 10:11:09 +0000 (18:11 +0800)]
add patches for libkcapi tool
changhuang.liang [Wed, 12 Jan 2022 06:27:34 +0000 (14:27 +0800)]
v4l2: add mipi pipeline suppport and ov13850 sensor
david.li [Thu, 6 Jan 2022 05:04:28 +0000 (13:04 +0800)]
[v4l2][update kernel5.15]
samin [Wed, 5 Jan 2022 07:12:44 +0000 (15:12 +0800)]
reset: starfive-jh7110: Add isp/vout reset support.
Add isp/vout reset support for jh7110.
Signed-off-by: samin <samin.guo@starfivetech.com>
projects / platform / kernel / linux-starfive.git / log