2018-01-06 |
Jim Wilson | RISC-V: Print symbol address for jalr w/ zero offset. |
tree | commitdiff |
2018-01-03 |
Alan Modra | Update year range in copyright notice of binutils files |
tree | commitdiff |
2018-01-03 |
Alan Modra | ChangeLog rotation |
tree | commitdiff |
2018-01-02 |
Jan Beulich | x86: partial revert of 10c17abdd0 |
tree | commitdiff |
2017-12-20 |
Jim Wilson | RISC-V: Add compressed instruction hints, and a few... |
tree | commitdiff |
2017-12-19 |
Tamar Christina | Correct disassembly of dot product instructions. |
tree | commitdiff |
2017-12-19 |
Tamar Christina | Add support for V_4B so we can properly reject it. |
tree | commitdiff |
2017-12-18 |
Jan Beulich | x86: fold certain AVX and AVX2 templates |
tree | commitdiff |
2017-12-18 |
Jan Beulich | x86: fold RegXMM/RegYMM/RegZMM into RegSIMD |
tree | commitdiff |
2017-12-18 |
Jan Beulich | x86: drop FloatReg and FloatAcc |
tree | commitdiff |
2017-12-18 |
Jan Beulich | x86: replace Reg8, Reg16, Reg32, and Reg64 |
tree | commitdiff |
2017-12-15 |
Dimitar Dimitrov | Fix disassembly for PowerPC |
tree | commitdiff |
2017-12-15 |
Jan Beulich | x86: drop stray CheckRegSize uses |
tree | commitdiff |
2017-12-13 |
Jim Wilson | Add missing RISC-V fsrmi and fsflagsi instructions. |
tree | commitdiff |
2017-12-13 |
Dimitar Dimitrov | This patch enables disassembler_needs_relocs for PRU... |
tree | commitdiff |
2017-12-11 |
Renlin Li | [Binutils][Objdump]Check symbol section information... |
tree | commitdiff |
2017-12-03 |
Alan Modra | Fix "FAIL: VLE relocations 3" |
tree | commitdiff |
2017-12-01 |
Peter Bergner | Use consistent types for holding instructions, instruct... |
tree | commitdiff |
2017-11-30 |
Jan Beulich | x86: derive DispN from BaseIndex |
tree | commitdiff |
2017-11-30 |
Jan Beulich | x86: drop Vec_Disp8 |
tree | commitdiff |
2017-11-29 |
Stefan Stroe | Support --localedir, --datarootdir and --datadir |
tree | commitdiff |
2017-11-27 |
Nick Clifton | Update the simplified Chinese translation of the messag... |
tree | commitdiff |
2017-11-24 |
Jan Beulich | x86: don't omit disambiguating suffixes from "fi*" |
tree | commitdiff |
2017-11-23 |
Igor Tsimbalist | Add Disp8MemShift for AVX512 VAES instructions. |
tree | commitdiff |
2017-11-23 |
Jan Beulich | x86: fix AVX-512 16-bit addressing |
tree | commitdiff |
2017-11-23 |
Jan Beulich | x86: correct UDn |
tree | commitdiff |
2017-11-22 |
Igor Tsimbalist | Remove Vec_Disp8 field for vgf2p8mulb for AVX flavor. |
tree | commitdiff |
2017-11-22 |
Igor Tsimbalist | Update ChangeLog |
tree | commitdiff |
2017-11-22 |
Igor Tsimbalist | Remove Vec_Disp8 from vpcompressb and vpexpandb. |
tree | commitdiff |
2017-11-22 |
claziss | [ARC] Fix handling of ARCv2 H-register class. |
tree | commitdiff |
2017-11-21 |
claziss | [ARC] Improve printing of pc-relative instructions. |
tree | commitdiff |
2017-11-16 |
Tamar Christina | Add new AArch64 FP16 FM{A|S} instructions. |
tree | commitdiff |
2017-11-16 |
Tamar Christina | Correct AArch64 crypto dependencies. |
tree | commitdiff |
2017-11-16 |
Tamar Christina | Add assembler and disassembler support for the new... |
tree | commitdiff |
2017-11-16 |
Jan Beulich | x86: ignore high register select bit(s) in 32- and... |
tree | commitdiff |
2017-11-15 |
Jan Beulich | x86: use correct register names |
tree | commitdiff |
2017-11-15 |
Jan Beulich | x86: drop VEXI4_Fixup() |
tree | commitdiff |
2017-11-15 |
Jan Beulich | x86-64: don't allow use of %axl as accumulator |
tree | commitdiff |
2017-11-14 |
Jan Beulich | x86: add disassembler support for XOP VPCOM* pseudo-ops |
tree | commitdiff |
2017-11-14 |
Jan Beulich | x86: add support for AVX-512 VPCMP*{B,W} pseudo-ops |
tree | commitdiff |
2017-11-14 |
Jan Beulich | x86: string insns don't allow displacements |
tree | commitdiff |
2017-11-13 |
Jan Beulich | x86: {f,}xsave64 / {f,}xrstor64 / xsaveopt64 should... |
tree | commitdiff |
2017-11-09 |
Tamar Christina | Add assembler and disassembler support for the new... |
tree | commitdiff |
2017-11-09 |
Tamar Christina | Add the operand encoding types for the new Armv8.2... |
tree | commitdiff |
2017-11-09 |
Tamar Christina | Adds the new Fields and Operand types for the new instr... |
tree | commitdiff |
2017-11-09 |
Tamar Christina | Split the ARM Crypto ISA extensions for AES and SHA1... |
tree | commitdiff |
2017-11-08 |
Nick Clifton | Split the AArch64 Crypto instructions for AES and SHA1... |
tree | commitdiff |
2017-11-08 |
Jiong Wang | Adds command line support for Armv8.4-A, via the new... |
tree | commitdiff |
2017-11-07 |
Andrew Burgess | opcodes/arc: Fix incorrect insn_class for some nps... |
tree | commitdiff |
2017-11-07 |
Alan Modra | ngettext support |
tree | commitdiff |
2017-11-03 |
claziss | [ARC] Force the disassam to use the hexadecimal number... |
tree | commitdiff |
2017-11-03 |
claziss | [ARC] Sync opcode data base. |
tree | commitdiff |
2017-10-25 |
Alan Modra | PR22348, conflicting global vars in crx and cr16 |
tree | commitdiff |
2017-10-24 |
Andrew Waterman | RISC-V: Fix disassembly of c.addi4spn, c.addi16sp,... |
tree | commitdiff |
2017-10-23 |
Igor Tsimbalist | Add missing ChangeLog entries |
tree | commitdiff |
2017-10-23 |
Igor Tsimbalist | Fix the master due to bad regenerated files |
tree | commitdiff |
2017-10-23 |
Igor Tsimbalist | Enable Intel AVX512_BITALG instructions. |
tree | commitdiff |
2017-10-23 |
Igor Tsimbalist | Enable Intel AVX512_VNNI instructions. |
tree | commitdiff |
2017-10-23 |
Igor Tsimbalist | Enable Intel VPCLMULQDQ instruction. |
tree | commitdiff |
2017-10-23 |
Igor Tsimbalist | Enable Intel VAES instructions. |
tree | commitdiff |
2017-10-23 |
Igor Tsimbalist | Enable Intel GFNI instructions. |
tree | commitdiff |
2017-10-23 |
Igor Tsimbalist | Enable Intel AVX512_VBMI2 instructions. |
tree | commitdiff |
2017-10-18 |
Eric Botcazou | [Visium] Disassemble the operands of the stop instruction. |
tree | commitdiff |
2017-10-13 |
James Bowman | FT32: support for FT32B processor - part 1 |
tree | commitdiff |
2017-10-09 |
Andreas Krebbel | S/390: Sync with latest POP - 3 new instructions |
tree | commitdiff |
2017-10-09 |
Andreas Krebbel | S/390: Sync with IBM z14 POP - SI_RD format |
tree | commitdiff |
2017-10-01 |
Alexander Fedotov | Add new mnemonics for VLE multiple load instructions |
tree | commitdiff |
2017-09-27 |
Nick Clifton | Add support for the new names of the RISC-V fmv.x.s... |
tree | commitdiff |
2017-09-26 |
Nick Clifton | Allow the macw and macl instructions to be used on... |
tree | commitdiff |
2017-09-25 |
Sergio Durigan Junior | Initialize 'imm' on opcodes/aarch64-opc.c:expand_fp_imm... |
tree | commitdiff |
2017-09-11 |
Kuan-Lin Chen | nds32: Rename __BIT() to N32_BIT(). |
tree | commitdiff |
2017-09-09 |
H.J. Lu | x86: Remove restriction on NOTRACK prefix position |
tree | commitdiff |
2017-08-31 |
Nick Clifton | Add updated French translations for opcodes and gprof |
tree | commitdiff |
2017-08-31 |
James Bowman | FT32: improve disassembly readability |
tree | commitdiff |
2017-08-24 |
Alexander Fedotov | [PowerPC VLE] Add SPE2 and EFS2 instructions support |
tree | commitdiff |
2017-08-23 |
Alan Modra | ppc-opc.c formatting |
tree | commitdiff |
2017-08-22 |
Palmer Dabbelt | RISC-V: Mark "c.nop" as an alias |
tree | commitdiff |
2017-08-21 |
Alexander Fedotov | [PowerPC VLE] Add LSP (Lightweight Signal Processing... |
tree | commitdiff |
2017-08-09 |
Jiong Wang | [ARM] Don't warn on REG_SP when used in CRC32 instructions |
tree | commitdiff |
2017-08-07 |
H.J. Lu | Mark big and mach with ATTRIBUTE_UNUSED |
tree | commitdiff |
2017-08-07 |
Maciej W. Rozycki | GDB/opcodes: Remove arch/mach/endian disassembler asser... |
tree | commitdiff |
2017-07-25 |
Nick Clifton | Fix typos in error and option messages in OPCODES library. |
tree | commitdiff |
2017-07-24 |
Jiong Wang | [AArch64] Fix the bit pattern order in the comments... |
tree | commitdiff |
2017-07-21 |
Andreas Krebbel | S/390: Support z14 as CPU name. |
tree | commitdiff |
2017-07-20 |
Nick Clifton | Update the German translation for the opcodes library. |
tree | commitdiff |
2017-07-19 |
claziss | [ARC] Add SecureShield AUX registers |
tree | commitdiff |
2017-07-19 |
Claudiu Zissulescu | [ARC] Add SJLI instruction. |
tree | commitdiff |
2017-07-19 |
John Eric Martin | [ARC] Add JLI support. |
tree | commitdiff |
2017-07-18 |
Yuri Chornovian | Fix spelling typos. |
tree | commitdiff |
2017-07-14 |
Ravi Bangoria | binutils/objdump: Fix disassemble for huge elf sections |
tree | commitdiff |
2017-07-12 |
Alan Modra | Update PO files |
tree | commitdiff |
2017-07-11 |
Alan Modra | Mark generated cgen files read-only |
tree | commitdiff |
2017-07-07 |
Alan Modra | Move print_insn_XXX to an opcodes internal header,... |
tree | commitdiff |
2017-07-05 |
Borislav Petkov | X86: Disassemble primary opcode map's group 2 ModRM... |
tree | commitdiff |
2017-07-05 |
Ramana Radhakrishnan | Fixup changelog entries for previous commit |
tree | commitdiff |
2017-07-04 |
Ramana Radhakrishnan | [Patch ARM] Support MVFR2 VFP Coprocessor register... |
tree | commitdiff |
2017-07-04 |
Tristan Gingold | Regenerate configure. |
tree | commitdiff |
2017-07-03 |
Tristan Gingold | Regenerate pot files. |
tree | commitdiff |
2017-06-30 |
Maciej W. Rozycki | MIPS/opcodes: Reorder LSA and DLSA instructions |
tree | commitdiff |
2017-06-30 |
Maciej W. Rozycki | MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor... |
tree | commitdiff |
next |