2019-01-31 |
Andreas Krebbel | S/390: Implement instruction set extensions |
tree | commitdiff |
2019-01-25 |
Tamar Christina | AArch64: Add missing changelog for Update encodings... |
tree | commitdiff |
2019-01-25 |
Sudi Das | AArch64: Update encodings for stg, st2g, stzg and st2zg. |
tree | commitdiff |
2019-01-25 |
Sudi Das | AArch64: Add new STZGM instruction for Armv8.5-A Memory... |
tree | commitdiff |
2019-01-25 |
Sudi Das | AArch64: Remove ldgv and stgv instructions from Armv8... |
tree | commitdiff |
2019-01-23 |
Nick Clifton | Updated translations for some of the binutils subdirectory. |
tree | commitdiff |
2019-01-21 |
Nick Clifton | Updated translations for various binutils subdirectories. |
tree | commitdiff |
2019-01-20 |
Chenghua Xu | [MIPS] fix typo in mips_arch_choices. |
tree | commitdiff |
2019-01-19 |
Nick Clifton | Change version to 2.32.51 and regenerate configure... |
tree | commitdiff |
2019-01-19 |
Nick Clifton | Add markers for 2.32 branch to NEWS and ChangeLog files. |
tree | commitdiff |
2019-01-12 |
Yoshinori Sato | Add RXv3 instructions. |
tree | commitdiff |
2019-01-09 |
John Darrington | S12Z: Don't crash when disassembling invalid instructions. |
tree | commitdiff |
2019-01-09 |
John Darrington | S12Z: Fix disassembly of indexed OPR operands with... |
tree | commitdiff |
2019-01-09 |
Andrew Paprocki | Adjust bfd/warning.m4 egrep patterns |
tree | commitdiff |
2019-01-07 |
Alan Modra | s12z regen |
tree | commitdiff |
2019-01-03 |
John Darrington | S12Z: opcodes: Separate the decoding of operations... |
tree | commitdiff |
2019-01-01 |
Alan Modra | Update year range in copyright notice of binutils files |
tree | commitdiff |
2019-01-01 |
Alan Modra | ChangeLog rotation |
tree | commitdiff |
2018-12-28 |
Alan Modra | PR24028, PPC_INT_FMT |
tree | commitdiff |
2018-12-18 |
Alan Modra | Include bfd_stdint.h in bfd.h |
tree | commitdiff |
2018-12-07 |
Jim Wilson | RISC-V: Fix 4-arg add parsing. |
tree | commitdiff |
2018-12-06 |
Andrew Burgess | sim/opcodes: Allow use of out of tree cgen source directory |
tree | commitdiff |
2018-12-06 |
Andrew Burgess | opcodes/riscv: Hide '.L0 ' fake symbols |
tree | commitdiff |
2018-12-03 |
Jim Wilson | RISC-V: Accept version, supervisor ext and more than... |
tree | commitdiff |
2018-12-03 |
Egeyar Bagcioglu | [aarch64] - Only use MOV for disassembly when shifter... |
tree | commitdiff |
2018-11-29 |
Jim Wilson | RISC-V: Add missing c.unimp instruction. |
tree | commitdiff |
2018-11-27 |
Jim Wilson | RISC-V: Add .insn CA support. |
tree | commitdiff |
2018-11-21 |
John Darrington | S12Z opcodes: Fix bug disassembling certain shift instr... |
tree | commitdiff |
2018-11-13 |
Francois H. Theron | opcodes/nfp: Fix disassembly of crc[] with swapped... |
tree | commitdiff |
2018-11-12 |
Sudakshina Das | [BINUTILS, AARCH64, 8/8] Add data cache instructions... |
tree | commitdiff |
2018-11-12 |
Sudakshina Das | [BINUTILS, AARCH64, 7/8] Add system registers for Memor... |
tree | commitdiff |
2018-11-12 |
Sudakshina Das | [BINUTILS, AARCH64, 6/8] Add Tag getting instruction... |
tree | commitdiff |
2018-11-12 |
Sudakshina Das | [BINUTILS, AARCH64, 5/8] Add Tag getting instruction... |
tree | commitdiff |
2018-11-12 |
Sudakshina Das | [BINUTILS, AARCH64, 4/8] Add Tag setting instructions... |
tree | commitdiff |
2018-11-12 |
Sudakshina Das | [BINUTILS, AARCH64, 3/8] Add Pointer Arithmetic instruc... |
tree | commitdiff |
2018-11-12 |
Sudakshina Das | [BINUTILS, AARCH64, 2/8] Add Tag generation instruction... |
tree | commitdiff |
2018-11-12 |
Sudakshina Das | [BINUTILS, AARCH64, 1/8] Add support for Memory Tagging... |
tree | commitdiff |
2018-11-06 |
Sudakshina Das | [BINUTILS, ARM] Add Armv8.5-A to select_arm_features... |
tree | commitdiff |
2018-11-06 |
Alan Modra | PowerPC instruction mask checks |
tree | commitdiff |
2018-11-06 |
Jan Beulich | x86: correctly handle VPBROADCASTD with EVEX.W set... |
tree | commitdiff |
2018-11-06 |
Jan Beulich | x86: correctly handle VMOVD with EVEX.W set outside... |
tree | commitdiff |
2018-11-06 |
Jan Beulich | x86: correctly handle KMOVD with VEX.W set outside... |
tree | commitdiff |
2018-11-06 |
Jan Beulich | x86: adjust {,E}VEX.W handling for PEXTR* / PINSR* |
tree | commitdiff |
2018-11-06 |
Jan Beulich | x86: adjust {,E}VEX.W handling outside of 64-bit mode |
tree | commitdiff |
2018-11-06 |
Jan Beulich | x86: fix various non-LIG templates |
tree | commitdiff |
2018-11-06 |
Jan Beulich | x86: allow {store} to select alternative {,}PEXTRW... |
tree | commitdiff |
2018-11-06 |
Jan Beulich | x86: add more VexWIG |
tree | commitdiff |
2018-11-06 |
Jan Beulich | x86: XOP VPHADD* / VPHSUB* are VEX.W0 |
tree | commitdiff |
2018-10-23 |
Andreas Krebbel | S/390: Support vector alignment hints |
tree | commitdiff |
2018-10-22 |
John Darrington | S12Z: Disassembly: Fallback to show the address if... |
tree | commitdiff |
2018-10-19 |
Tamar Christina | Arm: Fix disassembler crashing on -b binary when thumb... |
tree | commitdiff |
2018-10-16 |
Matthew Malcomson | AArch64: Fix error checking for SIMD udot (by element) |
tree | commitdiff |
2018-10-10 |
Jan Beulich | x86: fold Size{16,32,64} template attributes |
tree | commitdiff |
2018-10-09 |
Sudakshina Das | [PATCH, BINUTULS, AARCH64, 9/9] Add SSBS to MSR/MRS |
tree | commitdiff |
2018-10-09 |
Sudakshina Das | [PATCH, BINUTILS, AARCH64, 8/9] Add SCXTNUM_ELx and... |
tree | commitdiff |
2018-10-09 |
Sudakshina Das | [PATCH, BINUTILS, AARCH64, 7/9] Add BTI instruction |
tree | commitdiff |
2018-10-09 |
Sudakshina Das | [PATCH, BINUTILS, AARCH64, 6/9] Add Random number instr... |
tree | commitdiff |
2018-10-09 |
Sudakshina Das | [PATCH, BINUTILS, AARCH64, 5/9] Add DC CVADP instruction |
tree | commitdiff |
2018-10-09 |
Sudakshina Das | [PATCH, BINUTILS, AARCH64, 4/9] Add Execution and Data... |
tree | commitdiff |
2018-10-09 |
Sudakshina Das | [PATCH, BINUTILS, AARCH64, 3/9] Add instruction SB... |
tree | commitdiff |
2018-10-09 |
Sudakshina Das | [PATCH, BINUTILS, AARCH64, 2/9] Add Data procoessing... |
tree | commitdiff |
2018-10-09 |
Sudakshina Das | [PATCH, BINUTILS, AARCH64, 1/9] Add -march=armv8.5... |
tree | commitdiff |
2018-10-08 |
Tamar Christina | AArch64: Replace C initializers with memset |
tree | commitdiff |
2018-10-05 |
H.J. Lu | x86: Add Intel ENCLV to assembler and disassembler |
tree | commitdiff |
2018-10-05 |
Sudakshina Das | [Arm, 2/3] Add instruction SB for AArch32 |
tree | commitdiff |
2018-10-05 |
Richard Henderson | or1k: Add the l.muld, l.muldu, l.macu, l.msbu insns |
tree | commitdiff |
2018-10-05 |
Stafford Horne | or1k: Add the l.adrp insn and supporting relocations |
tree | commitdiff |
2018-10-05 |
Richard Henderson | or1k: Add relocations for high-signed and low-stores |
tree | commitdiff |
2018-10-03 |
Tamar Christina | AArch64: Constraint disassembler and assembler changes. |
tree | commitdiff |
2018-10-03 |
Tamar Christina | AArch64: Add SVE constraints verifier. |
tree | commitdiff |
2018-10-03 |
Tamar Christina | AArch64: Refactor verifiers to make more general. |
tree | commitdiff |
2018-10-03 |
Tamar Christina | AArch64: Refactor err_type. |
tree | commitdiff |
2018-10-03 |
Tamar Christina | AArch64: Wire through instr_sequence |
tree | commitdiff |
2018-10-03 |
Tamar Christina | AArch64: Mark sve instructions that require MOVPRFX... |
tree | commitdiff |
2018-10-02 |
Palmer Dabbelt | RISC-V: Add fence.tso instruction |
tree | commitdiff |
2018-09-23 |
Sandra Loosemore | Fix incorrect extraction of signed constants in nios2... |
tree | commitdiff |
2018-09-21 |
Simon Marchi | csky-opc.h: Initialize fields of last array elements |
tree | commitdiff |
2018-09-20 |
Maciej W. Rozycki | ARC: Fix build errors with large constants and C89 |
tree | commitdiff |
2018-09-20 |
Nick Clifton | Andes Technology has good news for you, we plan to... |
tree | commitdiff |
2018-09-17 |
Jim Wilson | RISC-V: bge[u] should get higher priority than ble[u]. |
tree | commitdiff |
2018-09-17 |
H.J. Lu | x86: Set EVex=2 on EVEX.128 only vmovd and vmovq |
tree | commitdiff |
2018-09-17 |
H.J. Lu | x86: Set Vex=1 on VEX.128 only vmovd and vmovq |
tree | commitdiff |
2018-09-17 |
H.J. Lu | x86: Update disassembler for VexWIG |
tree | commitdiff |
2018-09-17 |
H.J. Lu | x86: Replace VexW=3 with VexWIG |
tree | commitdiff |
2018-09-16 |
H.J. Lu | x86: Set VexW=3 on AVX vrsqrtss |
tree | commitdiff |
2018-09-15 |
H.J. Lu | x86: Set Vex=1 on VEX.128 only vmovq |
tree | commitdiff |
2018-09-14 |
H.J. Lu | x86: Support VEX/EVEX WIG encoding |
tree | commitdiff |
2018-09-14 |
H.J. Lu | x86: Handle unsupported static rounding in vcvt[u]si2sd... |
tree | commitdiff |
2018-09-14 |
H.J. Lu | x86: Properly decode EVEX.W in vcvt[u]si2s[sd] in 32... |
tree | commitdiff |
2018-09-14 |
H.J. Lu | i386: Reformat OP_E_memory |
tree | commitdiff |
2018-09-14 |
Jan Beulich | x86: fold CRC32 templates |
tree | commitdiff |
2018-09-13 |
H.J. Lu | x86: Remove VexW=1 from WIG VEX movq and vmovq |
tree | commitdiff |
2018-09-13 |
H.J. Lu | i386: Update VexW field for VEX instructions |
tree | commitdiff |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from a few further insns |
tree | commitdiff |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512_4* insns |
tree | commitdiff |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512DQ insns |
tree | commitdiff |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512BW insns |
tree | commitdiff |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512VL insns |
tree | commitdiff |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512ER insns |
tree | commitdiff |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512F insns |
tree | commitdiff |
next |