Automatic date update in version.in
[external/binutils.git] / opcodes / riscv-opc.c
2019-02-08 Jim WilsonRISC-V: Compress 3-operand beq/bne against x0.
2019-01-01 Alan ModraUpdate year range in copyright notice of binutils files
2018-12-07 Jim WilsonRISC-V: Fix 4-arg add parsing.
2018-11-29 Jim WilsonRISC-V: Add missing c.unimp instruction.
2018-11-27 Jim WilsonRISC-V: Add .insn CA support.
2018-10-02 Palmer DabbeltRISC-V: Add fence.tso instruction
2018-09-17 Jim WilsonRISC-V: bge[u] should get higher priority than ble[u].
2018-08-31 Jim WilsonRISC-V: Correct the requirement of compressed floating...
2018-08-30 Jim WilsonRISC-V: Allow instruction require more than one extension
2018-07-30 Jim WilsonRISC-V: Set insn info fields correctly when disassembling.
2018-06-20 Sebastian HuberRISC-V: Accept constant operands in la and lla
2018-05-08 Jim WilsonRISC-V: Add missing hint instructions from RV128I.
2018-03-14 Jim WilsonRISC-V: Add .insn support.
2018-01-17 Jim WilsonRISC-V: Fix bug in prior addi/c.nop patch.
2018-01-15 Jim WilsonRISC-V: Add support for addi that compresses to c.nop.
2018-01-03 Alan ModraUpdate year range in copyright notice of binutils files
2017-12-20 Jim WilsonRISC-V: Add compressed instruction hints, and a few...
2017-12-13 Jim WilsonAdd missing RISC-V fsrmi and fsflagsi instructions.
2017-10-24 Andrew WatermanRISC-V: Fix disassembly of c.addi4spn, c.addi16sp,...
2017-09-27 Nick CliftonAdd support for the new names of the RISC-V fmv.x.s...
2017-08-22 Palmer DabbeltRISC-V: Mark "c.nop" as an alias
2017-06-23 Andrew WatermanRISC-V: Fix SLTI disassembly
2017-05-02 Michael ClarkRISC-V: Change CALL macro to use ra as the temporary...
2017-03-15 Kito ChengRISC-V: Fix assembler for c.li, c.andi and c.addiw
2017-03-15 Kito ChengRISC-V: Fix assembler for c.addi, rd can be x0
2017-03-14 Andrew WatermanRISC-V: Fix [dis]assembly of srai/srli
2017-02-15 Andrew WatermanAdd SFENCE.VMA instruction
2017-01-03 Kito ChengAdd support for the Q extension to the RISCV ISA.
2017-01-02 Alan ModraUpdate year range in copyright notice of all files.
2016-12-21 Andrew WatermanAvoid creating symbol table entries for registers
2016-12-20 Andrew WatermanCorrect assembler mnemonic for RISC-V aqrl AMOs
2016-12-20 Andrew WatermanFix disassembly of RISC-V CSR instructions under -Mno...
2016-12-20 Andrew WatermanAdd canonical JALR for RISC-V
2016-12-20 Andrew WatermanFormatting changes for RISC-V
2016-11-01 Nick CliftonAdd support for RISC-V architecture.