x86: drop bogus IgnoreSize from SSE4.2 insns
[external/binutils.git] / opcodes / i386-opc.tbl
2018-09-13 Jan Beulichx86: drop bogus IgnoreSize from SSE4.2 insns
2018-09-13 Jan Beulichx86: drop bogus IgnoreSize from SSE4.1 insns
2018-09-13 Jan Beulichx86: drop bogus IgnoreSize from SSSE3 insns
2018-09-13 Jan Beulichx86: drop bogus IgnoreSize from SSE3 insns
2018-09-13 Jan Beulichx86: drop bogus IgnoreSize from SSE2 insns
2018-09-13 Jan Beulichx86: drop bogus IgnoreSize from SSE insns
2018-09-13 Jan Beulichx86: drop unnecessary {,No}Rex64
2018-09-13 Jan Beulichx86: also allow D on 3-operand insns
2018-09-13 Jan Beulichx86: use D attribute also for SIMD templates
2018-08-11 H.J. Lux86: Add CpuCMOV and CpuFXSR
2018-08-03 Jan Beulichx86: drop NoRex64 from {,v}pmov{s,z}x*
2018-07-31 Jan Beulichx86: also optimize KXOR{D,Q} and KANDN{D,Q}
2018-07-31 Jan Beulichx86: fold various AVX512 templates with so far differin...
2018-07-31 Jan Beulichx86/Intel: correct permitted operand sizes for AVX512...
2018-07-24 Jan Beulichx86-64: correct AVX512F vcvtsi2s{d,s} handling
2018-07-19 Jan Beulichx86: fold narrowing VCVT* templates
2018-07-19 Jan Beulichx86: fold VFPCLASSP{D,S} templates
2018-07-19 Jan Beulichx86: fold various AVX512* templates
2018-07-19 Jan Beulichx86: fold various AVX512DQ templates
2018-07-19 Jan Beulichx86: fold various AVX512BW templates
2018-07-19 Jan Beulichx86: fold various AVX512CD templates
2018-07-19 Jan Beulichx86: fold various AVX512VL templates into their AVX512F...
2018-07-19 Jan Beulichx86: pre-process opcodes table before parsing
2018-07-18 H.J. Lux86: Split vcvtps2{,u}qq and vcvttps2{,u}qq
2018-07-11 Jan Beulichx86: adjust monitor/mwait templates
2018-07-11 Jan Beulichx86/Intel: accept memory operand size specifiers for...
2018-06-01 Jan Beulichx86: fold MOV to/from segment register templates
2018-06-01 Jan Beulichx86: don't emit REX.W for SLDT and STR
2018-06-01 Jan Beulichx86/Intel: accept "oword ptr" for INVPCID
2018-05-09 H.J. Lux86: Remove Disp<N> from movidir{i,64b}
2018-05-07 H.J. LuEnable Intel MOVDIRI, MOVDIR64B instructions
2018-05-07 H.J. Lux86: Replace AddrPrefixOp0 with AddrPrefixOpReg
2018-04-27 Igor TsimbalistRevert "Enable Intel MOVDIRI, MOVDIR64B instructions."
2018-04-26 Igor TsimbalistEnable Intel MOVDIRI, MOVDIR64B instructions.
2018-04-26 Jan Beulichx86: fold various non-memory operand AVX512VL templates
2018-04-26 Jan Beulichx86: drop VexImmExt
2018-04-25 Jan Beulichx86: drop redundant AVX512VL shift templates
2018-04-17 Igor TsimbalistEnable Intel CLDEMOTE instruction.
2018-04-15 H.J. Lux86: Allow 32-bit registers for tpause and umwait
2018-04-11 Igor TsimbalistEnable Intel WAITPKG instructions.
2018-03-28 Jan Beulichx86: drop VecESize
2018-03-28 Jan Beulichx86: convert broadcast insn attribute to boolean
2018-03-28 Jan Beulichx86: fold to-scalar-int conversion insns
2018-03-22 Jan Beulichx86: drop pointless VecESize
2018-03-22 Jan Beulichx86: drop remaining redundant DispN
2018-03-22 Jan Beulichx86: fix swapped operand handling for BNDMOV
2018-03-22 Jan Beulichx86/Intel: fix fallout from earlier template folding
2018-03-22 Jan Beulichx86: fold a few XOP templates
2018-03-08 H.J. Lux86-64: Also optimize "clr reg64"
2018-03-08 H.J. Lux86: Remove support for old (<= 2.8.1) versions of gcc
2018-03-08 Jan Beulichx86: fold several AVX512VL templates
2018-03-08 Jan Beulichx86: fold certain AVX512 rotate and shift templates
2018-03-08 Jan Beulichx86: fold VEX-encoded GFNI templates
2018-03-08 Jan Beulichx86: fold a few AVX512F templates
2018-03-08 Jan Beulichx86: fold LWP templates
2018-03-08 Jan Beulichx86: fold FMA and FMA4 templates
2018-03-08 Jan Beulichx86: drop {X,Y,Z}MMWORD_MNEM_SUFFIX
2018-03-08 Jan Beulichx86: drop bogus NoAVX
2018-03-08 Jan Beulichx86: avoid SSE check for LDMXCSR/STMXCSR
2018-03-08 Jan Beulichx86: drop FloatD
2018-03-08 Jan Beulichx86: bogus VMOVD with 64-bit operands should only allow...
2018-03-08 Jan Beulichx86: fold AVX vcvtpd2ps memory forms
2018-03-01 H.J. Lux86: Encode AVX256/AVX512 vpsub[bwdq] with VEX128/EVEX128
2018-02-27 H.J. Lux86: Add -O[2|s] assembler command-line options
2018-02-22 H.J. Lux86: Add {rex} pseudo prefix
2018-01-23 Igor TsimbalistEnable Intel PCONFIG instruction.
2018-01-23 Igor TsimbalistEnable Intel WBNOINVD instruction.
2018-01-17 Igor TsimbalistReplace CET bit with IBT and SHSTK bits.
2018-01-11 Igor TsimbalistRemove VL variants for 4FMAPS and 4VNNIW insns.
2018-01-10 Jan Beulichx86: fix Disp8 handling for scalar AVX512_4FMAPS insns
2018-01-10 Jan Beulichx86: fix Disp8 handling for AVX512VL VPCMP*{B,W} variants
2018-01-08 H.J. Lux86: Properly encode vmovd with 64-bit memeory
2018-01-03 Alan ModraUpdate year range in copyright notice of binutils files
2017-12-18 Jan Beulichx86: fold certain AVX and AVX2 templates
2017-12-18 Jan Beulichx86: fold RegXMM/RegYMM/RegZMM into RegSIMD
2017-12-18 Jan Beulichx86: replace Reg8, Reg16, Reg32, and Reg64
2017-12-15 Jan Beulichx86: drop stray CheckRegSize uses
2017-11-30 Jan Beulichx86: derive DispN from BaseIndex
2017-11-30 Jan Beulichx86: drop Vec_Disp8
2017-11-23 Igor TsimbalistAdd Disp8MemShift for AVX512 VAES instructions.
2017-11-23 Jan Beulichx86: correct UDn
2017-11-22 Igor TsimbalistRemove Vec_Disp8 field for vgf2p8mulb for AVX flavor.
2017-11-22 Igor TsimbalistRemove Vec_Disp8 from vpcompressb and vpexpandb.
2017-11-14 Jan Beulichx86: add support for AVX-512 VPCMP*{B,W} pseudo-ops
2017-11-14 Jan Beulichx86: string insns don't allow displacements
2017-11-13 Jan Beulichx86: {f,}xsave64 / {f,}xrstor64 / xsaveopt64 should...
2017-10-23 Igor TsimbalistEnable Intel AVX512_BITALG instructions.
2017-10-23 Igor TsimbalistEnable Intel AVX512_VNNI instructions.
2017-10-23 Igor TsimbalistEnable Intel VPCLMULQDQ instruction.
2017-10-23 Igor TsimbalistEnable Intel VAES instructions.
2017-10-23 Igor TsimbalistEnable Intel GFNI instructions.
2017-10-23 Igor TsimbalistEnable Intel AVX512_VBMI2 instructions.
2017-06-21 H.J. Lux86: CET v2.0: Update incssp and setssbsy
2017-06-21 H.J. Lux86: CET v2.0: Rename savessp to saveprevssp
2017-05-22 H.J. Lux86: Add NOTRACK prefix support
2017-03-09 H.J. LuX86: Add pseudo prefixes to control encoding
2017-03-09 H.J. LuUse CpuCET on rdsspq
2017-03-06 H.J. LuAdd support for Intel CET instructions
2017-02-28 Jan Beulichx86: fix handling of 64-bit operand size VPCMPESTR...
2017-01-12 Igor TsimbalistEnable Intel AVX512_VPOPCNTDQ instructions
next