review.tizen.org Git - external/binutils.git/history

projects / external / binutils.git / history

[external/binutils.git] / gdb / riscv-tdep.c

2018-12-22	Andrew Burgess	gdb/riscv: Prevent buffer overflow in riscv_return_value	blob \| commitdiff
2018-12-22	Andrew Burgess	gdb/riscv: Add float status registers to save and resto...	blob \| commitdiff \| diff to current
2018-12-22	Andrew Burgess	gdb/riscv: Add gdb to dwarf register number mapping	blob \| commitdiff \| diff to current
2018-12-21	Andrew Burgess	gdb/riscv: Format CORE_ADDR as a string for printing	blob \| commitdiff \| diff to current
2018-12-13	Jim Wilson	RISC-V: Correct printing of MSTATUS and MISA.	blob \| commitdiff \| diff to current
2018-12-12	Andrew Burgess	gdb/riscv: Handle passing variadic floating point arguments	blob \| commitdiff \| diff to current
2018-12-10	Andrew Burgess	gdb/riscv: Remove whitespace before #include line	blob \| commitdiff \| diff to current
2018-12-05	Andrew Burgess	gdb/riscv: Improve logic for when h/w float abi should...	blob \| commitdiff \| diff to current
2018-11-30	Andrew Burgess	gdb/riscv: Add equality operators to riscv_gdb_features	blob \| commitdiff \| diff to current
2018-11-30	Andrew Burgess	gdb/riscv: Make some target description functions constant	blob \| commitdiff \| diff to current
2018-11-21	Andrew Burgess	gdb/riscv: Add target description support	blob \| commitdiff \| diff to current
2018-11-16	Alan Hayward	Pass return_method to _push_dummy_call	blob \| commitdiff \| diff to current
2018-11-14	Jim Wilson	RISC-V: Fix unnamed arg alignment in registers.	blob \| commitdiff \| diff to current
2018-11-14	Jim Wilson	RISC-V: Handle vector type alignment.	blob \| commitdiff \| diff to current
2018-11-14	Jim Wilson	RISC-V: Give stack slots same align as XLEN.	blob \| commitdiff \| diff to current
2018-11-08	Andrew Burgess	gdb/riscv: Handle errors while setting the frame id	blob \| commitdiff \| diff to current
2018-11-02	Jim Wilson	RISC-V: Don't allow unaligned breakpoints.	blob \| commitdiff \| diff to current
2018-10-26	Jim Wilson	RISC-V: Linux signal frame support.	blob \| commitdiff \| diff to current
2018-10-26	Andrew Burgess	gdb/riscv: Remove redundant code, and catch more errors...	blob \| commitdiff \| diff to current
2018-10-23	Andrew Burgess	gdb/riscv: Give user-friendly names for CSRs	blob \| commitdiff \| diff to current
2018-10-23	Joel Brobecker	gdb/riscv: expect h/w watchpoints to trigger before...	blob \| commitdiff \| diff to current
2018-10-23	Andrew Burgess	gdb/riscv: Fix register access for register aliases	blob \| commitdiff \| diff to current
2018-10-22	Jim Wilson	RISC-V: NaN-box FP values smaller than an FP register.	blob \| commitdiff \| diff to current
2018-10-22	Jim Wilson	RISC-V: Print FP regs as union of float types.	blob \| commitdiff \| diff to current
2018-10-05	Tom Tromey	Simple -Wshadow=local fixes	blob \| commitdiff \| diff to current
2018-09-28	John Baldwin	Use the existing instruction to determine the RISC...	blob \| commitdiff \| diff to current
2018-09-26	Andrew Burgess	gdb/riscv: Improve non-dwarf stack unwinding	blob \| commitdiff \| diff to current
2018-09-04	Andrew Burgess	gdb/riscv: Fix an ARI warning	blob \| commitdiff \| diff to current
2018-09-03	Andrew Burgess	gdb/riscv: Provide non-DWARF stack unwinder	blob \| commitdiff \| diff to current
2018-08-30	Andrew Burgess	gdb/riscv: Extend instruction decode to cover more...	blob \| commitdiff \| diff to current
2018-08-30	Andrew Burgess	gdb/riscv: remove extra caching of misa register	blob \| commitdiff \| diff to current
2018-08-08	Jim Wilson	RISC-V: Add software single step support.	blob \| commitdiff \| diff to current
2018-08-08	Jim Wilson	RISC-V: Make riscv_isa_xlen a global function.	blob \| commitdiff \| diff to current
2018-07-22	Tom Tromey	Simple unused variable removals	blob \| commitdiff \| diff to current
2018-07-17	Jim Wilson	RISC-V: Don't decrement pc after break.	blob \| commitdiff \| diff to current
2018-07-16	Jim Wilson	RISC-V: Add osabi support.	blob \| commitdiff \| diff to current
2018-07-10	Andrew Burgess	gdb/riscv: Fix assertion in inferior call code	blob \| commitdiff \| diff to current
2018-07-10	Andrew Burgess	gdb/riscv: Use TYPE_SAFE_NAME	blob \| commitdiff \| diff to current
2018-07-02	Sebastian Huber	gdb: Prefer RISC-V register name "s0" over "fp"	blob \| commitdiff \| diff to current
2018-05-30	Simon Marchi	Remove regcache_cooked_write	blob \| commitdiff \| diff to current
2018-05-30	Simon Marchi	Remove regcache_cooked_read	blob \| commitdiff \| diff to current
2018-05-05	Tom Tromey	Fix "obvious" fall-through warnings	blob \| commitdiff \| diff to current
2018-03-19	Tom Tromey	Convert observers to C++	blob \| commitdiff \| diff to current
2018-03-12	Andrew Burgess	gdb/riscv: Fix some ARI issues	blob \| commitdiff \| diff to current
2018-03-06	Andrew Burgess	gdb/riscv: Remove partial target description support	blob \| commitdiff \| diff to current
2018-03-06	Andrew Burgess	gdb/riscv: Remove 'Contributed by....' comments	blob \| commitdiff \| diff to current
2018-03-06	Andrew Burgess	gdb/riscv: Remove use of pseudo registers	blob \| commitdiff \| diff to current
2018-03-06	Andrew Burgess	gdb/riscv: Fix type when reading register from regcache	blob \| commitdiff \| diff to current
2018-03-06	Andrew Burgess	gdb/riscv: Additional print format string fixes	blob \| commitdiff \| diff to current
2018-03-06	Andrew Burgess	gdb/riscv: Fixes to printf format strings	blob \| commitdiff \| diff to current
2018-03-06	Andrew Burgess	gdb: Initial baremetal riscv support	blob \| commitdiff \| diff to current

Domain: System / Toolchain;

RSS Atom