projects / external / binutils.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
gdb/fortran: Use floatformats_ia64_quad for fortran 16-byte floats
[external/binutils.git] / gdb / riscv-tdep.c
2019-04-16 Andrew Burgessgdb/riscv: Allow breakpoints to be created at invalid... blob | commitdiff
2019-04-11 Andrew Burgessgdb/riscv: Remove riscv_type_alignment function blob | commitdiff | diff to current
2019-04-11 Andrew Burgessgdb/riscv: Handle empty C++ structs during argument... blob | commitdiff | diff to current
2019-04-08 Tom TromeyRename gdb exception types blob | commitdiff | diff to current
2019-04-08 Tom TromeyRewrite TRY/CATCH blob | commitdiff | diff to current
2019-04-08 Tom TromeyMake exceptions use std::string and be self-managing blob | commitdiff | diff to current
2019-03-29 Keith SeitzAllow really large fortran array bounds: TYPE_LENGTH... blob | commitdiff | diff to current
2019-02-27 Andrew Burgessgdb/riscv: Use default gdbarch methods where possible blob | commitdiff | diff to current
2019-02-14 KONRAD Frederic(riscv/ada) fix error when calling functions with range... blob | commitdiff | diff to current
2019-01-25 Tom TromeyNormalize includes to use common/ blob | commitdiff | diff to current
2019-01-03 Jim WilsonRISC-V: Fix wrong use of s0 register name. blob | commitdiff | diff to current
2019-01-01 Andrew Burgessgdb/riscv: Split ISA and ABI features blob | commitdiff | diff to current
2019-01-01 Joel BrobeckerUpdate copyright year range in all GDB files. blob | commitdiff | diff to current
2018-12-22 Andrew Burgessgdb/riscv: Prevent buffer overflow in riscv_return_value blob | commitdiff | diff to current
2018-12-22 Andrew Burgessgdb/riscv: Add float status registers to save and resto... blob | commitdiff | diff to current
2018-12-22 Andrew Burgessgdb/riscv: Add gdb to dwarf register number mapping blob | commitdiff | diff to current
2018-12-21 Andrew Burgessgdb/riscv: Format CORE_ADDR as a string for printing blob | commitdiff | diff to current
2018-12-13 Jim WilsonRISC-V: Correct printing of MSTATUS and MISA. blob | commitdiff | diff to current
2018-12-12 Andrew Burgessgdb/riscv: Handle passing variadic floating point arguments blob | commitdiff | diff to current
2018-12-10 Andrew Burgessgdb/riscv: Remove whitespace before #include line blob | commitdiff | diff to current
2018-12-05 Andrew Burgessgdb/riscv: Improve logic for when h/w float abi should... blob | commitdiff | diff to current
2018-11-30 Andrew Burgessgdb/riscv: Add equality operators to riscv_gdb_features blob | commitdiff | diff to current
2018-11-30 Andrew Burgessgdb/riscv: Make some target description functions constant blob | commitdiff | diff to current
2018-11-21 Andrew Burgessgdb/riscv: Add target description support blob | commitdiff | diff to current
2018-11-16 Alan HaywardPass return_method to _push_dummy_call blob | commitdiff | diff to current
2018-11-14 Jim WilsonRISC-V: Fix unnamed arg alignment in registers. blob | commitdiff | diff to current
2018-11-14 Jim WilsonRISC-V: Handle vector type alignment. blob | commitdiff | diff to current
2018-11-14 Jim WilsonRISC-V: Give stack slots same align as XLEN. blob | commitdiff | diff to current
2018-11-08 Andrew Burgessgdb/riscv: Handle errors while setting the frame id blob | commitdiff | diff to current
2018-11-02 Jim WilsonRISC-V: Don't allow unaligned breakpoints. blob | commitdiff | diff to current
2018-10-26 Jim WilsonRISC-V: Linux signal frame support. blob | commitdiff | diff to current
2018-10-26 Andrew Burgessgdb/riscv: Remove redundant code, and catch more errors... blob | commitdiff | diff to current
2018-10-23 Andrew Burgessgdb/riscv: Give user-friendly names for CSRs blob | commitdiff | diff to current
2018-10-23 Joel Brobeckergdb/riscv: expect h/w watchpoints to trigger before... blob | commitdiff | diff to current
2018-10-23 Andrew Burgessgdb/riscv: Fix register access for register aliases blob | commitdiff | diff to current
2018-10-22 Jim WilsonRISC-V: NaN-box FP values smaller than an FP register. blob | commitdiff | diff to current
2018-10-22 Jim WilsonRISC-V: Print FP regs as union of float types. blob | commitdiff | diff to current
2018-10-05 Tom TromeySimple -Wshadow=local fixes blob | commitdiff | diff to current
2018-09-28 John BaldwinUse the existing instruction to determine the RISC... blob | commitdiff | diff to current
2018-09-26 Andrew Burgessgdb/riscv: Improve non-dwarf stack unwinding blob | commitdiff | diff to current
2018-09-04 Andrew Burgessgdb/riscv: Fix an ARI warning blob | commitdiff | diff to current
2018-09-03 Andrew Burgessgdb/riscv: Provide non-DWARF stack unwinder blob | commitdiff | diff to current
2018-08-30 Andrew Burgessgdb/riscv: Extend instruction decode to cover more... blob | commitdiff | diff to current
2018-08-30 Andrew Burgessgdb/riscv: remove extra caching of misa register blob | commitdiff | diff to current
2018-08-08 Jim WilsonRISC-V: Add software single step support. blob | commitdiff | diff to current
2018-08-08 Jim WilsonRISC-V: Make riscv_isa_xlen a global function. blob | commitdiff | diff to current
2018-07-22 Tom TromeySimple unused variable removals blob | commitdiff | diff to current
2018-07-17 Jim WilsonRISC-V: Don't decrement pc after break. blob | commitdiff | diff to current
2018-07-16 Jim WilsonRISC-V: Add osabi support. blob | commitdiff | diff to current
2018-07-10 Andrew Burgessgdb/riscv: Fix assertion in inferior call code blob | commitdiff | diff to current
2018-07-10 Andrew Burgessgdb/riscv: Use TYPE_SAFE_NAME blob | commitdiff | diff to current
2018-07-02 Sebastian Hubergdb: Prefer RISC-V register name "s0" over "fp" blob | commitdiff | diff to current
2018-05-30 Simon MarchiRemove regcache_cooked_write blob | commitdiff | diff to current
2018-05-30 Simon MarchiRemove regcache_cooked_read blob | commitdiff | diff to current
2018-05-05 Tom TromeyFix "obvious" fall-through warnings blob | commitdiff | diff to current
2018-03-19 Tom TromeyConvert observers to C++ blob | commitdiff | diff to current
2018-03-12 Andrew Burgessgdb/riscv: Fix some ARI issues blob | commitdiff | diff to current
2018-03-06 Andrew Burgessgdb/riscv: Remove partial target description support blob | commitdiff | diff to current
2018-03-06 Andrew Burgessgdb/riscv: Remove 'Contributed by....' comments blob | commitdiff | diff to current
2018-03-06 Andrew Burgessgdb/riscv: Remove use of pseudo registers blob | commitdiff | diff to current
2018-03-06 Andrew Burgessgdb/riscv: Fix type when reading register from regcache blob | commitdiff | diff to current
2018-03-06 Andrew Burgessgdb/riscv: Additional print format string fixes blob | commitdiff | diff to current
2018-03-06 Andrew Burgessgdb/riscv: Fixes to printf format strings blob | commitdiff | diff to current
2018-03-06 Andrew Burgessgdb: Initial baremetal riscv support blob | commitdiff | diff to current
Domain: System / Toolchain;