fsl-ddr: use the 1T timing as default configuration
[platform/kernel/u-boot.git] / cpu / mpc8xxx / ddr / options.c
2009-01-23 Dave Liufsl-ddr: use the 1T timing as default configuration
2008-12-04 Wolfgang DenkMerge branch 'master' of git://git.denx.de/u-boot-at91
2008-12-04 Wolfgang DenkMerge branch 'master' of git://git.denx.de/u-boot-usb
2008-12-04 Wolfgang DenkMerge branch 'master' of git://git.denx.de/u-boot-mpc85xx
2008-12-04 Ed Swarthoutfsl ddr skip interleaving if not supported.
2008-10-21 Stefan RoeseMerge branch 'master' of /home/stefan/git/u-boot/u...
2008-10-21 Markus KlotzbuecherMerge git://git.denx.de/u-boot into x1
2008-10-18 Wolfgang DenkMerge 'next' branch
2008-10-18 Haiying WangCheck DDR interleaving mode
2008-10-18 Haiying WangPass dimm parameters to populate populate controller...
2008-08-27 Kumar GalaFSL DDR: Rewrite the FSL mpc8xxx DDR controller setup...