From: Simon Pilgrim <llvm-dev@redking.me.uk>
Date: Thu, 10 Nov 2016 21:50:23 +0000 (+0000)
Subject: [X86] Add knownbits vector SUB test
X-Git-Tag: llvmorg-4.0.0-rc1~4986
X-Git-Url: http://review.tizen.org/git/?a=commitdiff_plain;h=7e0a4b8fdf4de0f6bb62b9d6baf80f1037791d72;p=platform%2Fupstream%2Fllvm.git

[X86] Add knownbits vector SUB test

llvm-svn: 286508
---

diff --git a/llvm/test/CodeGen/X86/known-bits-vector.ll b/llvm/test/CodeGen/X86/known-bits-vector.ll
index 454f428..7cc6bfb 100644
--- a/llvm/test/CodeGen/X86/known-bits-vector.ll
+++ b/llvm/test/CodeGen/X86/known-bits-vector.ll
@@ -203,3 +203,26 @@ define <4 x i32> @knownbits_mask_trunc_shuffle_shl(<4 x i64> %a0) nounwind {
   %4 = shl <4 x i32> %3, <i32 22, i32 22, i32 22, i32 22>
   ret <4 x i32> %4
 }
+
+define <4 x i32> @knownbits_sub_lshr(<4 x i32> %a0) nounwind {
+; X32-LABEL: knownbits_sub_lshr:
+; X32:       # BB#0:
+; X32-NEXT:    vpand {{\.LCPI.*}}, %xmm0, %xmm0
+; X32-NEXT:    vmovdqa {{.*#+}} xmm1 = [255,255,255,255]
+; X32-NEXT:    vpsubd %xmm0, %xmm1, %xmm0
+; X32-NEXT:    vpsrld $22, %xmm0, %xmm0
+; X32-NEXT:    retl
+;
+; X64-LABEL: knownbits_sub_lshr:
+; X64:       # BB#0:
+; X64-NEXT:    vpand {{.*}}(%rip), %xmm0, %xmm0
+; X64-NEXT:    vmovdqa {{.*#+}} xmm1 = [255,255,255,255]
+; X64-NEXT:    vpsubd %xmm0, %xmm1, %xmm0
+; X64-NEXT:    vpsrld $22, %xmm0, %xmm0
+; X64-NEXT:    retq
+  %1 = and <4 x i32> %a0, <i32 15, i32 15, i32 15, i32 15>
+  %2 = sub <4 x i32> <i32 255, i32 255, i32 255, i32 255>, %1
+  %3 = lshr <4 x i32> %2, <i32 22, i32 22, i32 22, i32 22>
+  ret <4 x i32> %3
+
+}