From: Paul Walmsley Date: Sat, 20 Jun 2009 01:08:24 +0000 (-0600) Subject: OMAP3 clock: remove wait for DPLL3 M2 clock to stabilize X-Git-Tag: v2.6.31-rc1~54^2~4^2~8 X-Git-Url: http://review.tizen.org/git/?a=commitdiff_plain;h=6adb8f388ef2f23d4a81e1e42d15f22d62749a06;p=platform%2Fupstream%2Fkernel-adaptation-pc.git OMAP3 clock: remove wait for DPLL3 M2 clock to stabilize The original CDP kernel that this code comes from waited for 0x800 loops after switching the CORE DPLL M2 divider. This does not appear to be necessary. Signed-off-by: Paul Walmsley --- diff --git a/arch/arm/mach-omap2/sram34xx.S b/arch/arm/mach-omap2/sram34xx.S index c080c825..84781a6 100644 --- a/arch/arm/mach-omap2/sram34xx.S +++ b/arch/arm/mach-omap2/sram34xx.S @@ -102,9 +102,6 @@ configure_core_dpll: orr r12, r12, r3, lsl #0x1B @ r3 contains the M2 val str r12, [r11] ldr r12, [r11] @ posted-write barrier for CM - mov r12, #0x800 @ wait for the clock to stabilise - cmp r3, #2 - bne wait_clk_stable bx lr wait_clk_stable: subs r12, r12, #1