From: Ye Li <ye.li@nxp.com>
Date: Fri, 29 Oct 2021 01:46:26 +0000 (+0800)
Subject: imx8ulp: clock: Reset DDR controller before clock enable
X-Git-Tag: v2022.07~192^2~71
X-Git-Url: http://review.tizen.org/git/?a=commitdiff_plain;h=55a7e7882da16d0a3e15a6dedf8fdb509b6fdf74;p=platform%2Fkernel%2Fu-boot.git

imx8ulp: clock: Reset DDR controller before clock enable

The LPAV is not allocated to APD when dual boot, so LPAV won't
reset when APD is reset. We have to explicitly reset the DDR,
otherwise its initialization will fail.

Reviewed-by: Peng Fan <peng.fan@nxp.com>
Signed-off-by: Ye Li <ye.li@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
---

diff --git a/arch/arm/mach-imx/imx8ulp/clock.c b/arch/arm/mach-imx/imx8ulp/clock.c
index e599e6c..f54fc25 100644
--- a/arch/arm/mach-imx/imx8ulp/clock.c
+++ b/arch/arm/mach-imx/imx8ulp/clock.c
@@ -97,6 +97,9 @@ void ddrphy_pll_lock(void)
 
 void init_clk_ddr(void)
 {
+	/* disable the ddr pcc */
+	writel(0xc0000000, PCC5_LPDDR4_ADDR);
+
 	/* enable pll4 and ddrclk*/
 	cgc2_pll4_init();
 	cgc2_ddrclk_config(1, 1);