From: Jagan Teki Date: Tue, 16 Jul 2019 11:57:14 +0000 (+0530) Subject: ram: rk3399: Configure PHY_898, PHY_919 for lpddr4 X-Git-Tag: v2019.10-rc1~20^2~88 X-Git-Url: http://review.tizen.org/git/?a=commitdiff_plain;h=009fe1bac96889bd5f10f8d7a3edf4f1ba125ff3;p=platform%2Fkernel%2Fu-boot.git ram: rk3399: Configure PHY_898, PHY_919 for lpddr4 PHY_898, PHY_919 would require to configure PHY LP4 boot pll control and ca for lpddr4. So, configure the same in pctl_cfg for LPDDR4. Signed-off-by: Jagan Teki Signed-off-by: YouMin Chen Reviewed-by: Kever Yang --- diff --git a/drivers/ram/rockchip/sdram_rk3399.c b/drivers/ram/rockchip/sdram_rk3399.c index 8b2c6b3..aaf786a 100644 --- a/drivers/ram/rockchip/sdram_rk3399.c +++ b/drivers/ram/rockchip/sdram_rk3399.c @@ -574,6 +574,11 @@ static int pctl_cfg(struct dram_info *dram, const struct chan_info *chan, writel(params->phy_regs.denali_phy[911], &denali_phy[911]); writel(params->phy_regs.denali_phy[912], &denali_phy[912]); + if (IS_ENABLED(CONFIG_RAM_RK3399_LPDDR4)) { + writel(params->phy_regs.denali_phy[898], &denali_phy[898]); + writel(params->phy_regs.denali_phy[919], &denali_phy[919]); + } + dram->pwrup_srefresh_exit[channel] = readl(&denali_ctl[68]) & PWRUP_SREFRESH_EXIT; clrbits_le32(&denali_ctl[68], PWRUP_SREFRESH_EXIT);