projects
/
platform
/
kernel
/
linux-starfive.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
47f02f8
)
ARM: dts: r9a06g032: Link the PCI USB devices to the USB PHY
author
Herve Codina
<herve.codina@bootlin.com>
Fri, 29 Apr 2022 13:41:43 +0000
(15:41 +0200)
committer
Geert Uytterhoeven
<geert+renesas@glider.be>
Fri, 6 May 2022 09:09:34 +0000
(11:09 +0200)
Describe the PCI USB devices that are behind the PCI bridge, adding
necessary links to the USB PHY device.
Signed-off-by: Herve Codina <herve.codina@bootlin.com>
Link:
https://lore.kernel.org/r/20220429134143.628428-8-herve.codina@bootlin.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
arch/arm/boot/dts/r9a06g032.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm/boot/dts/r9a06g032.dtsi
b/arch/arm/boot/dts/r9a06g032.dtsi
index
b94a4a3
..
d366591
100644
(file)
--- a/
arch/arm/boot/dts/r9a06g032.dtsi
+++ b/
arch/arm/boot/dts/r9a06g032.dtsi
@@
-144,6
+144,18
@@
interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH
0x0800 0 0 1 &gic GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH
0x1000 0 0 2 &gic GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
+
+ usb@1,0 {
+ reg = <0x800 0 0 0 0>;
+ phys = <&usbphy>;
+ phy-names = "usb";
+ };
+
+ usb@2,0 {
+ reg = <0x1000 0 0 0 0>;
+ phys = <&usbphy>;
+ phy-names = "usb";
+ };
};
uart0: serial@40060000 {